KR102411667B1 - 동축 상호접속부를 포함하는 통합 디바이스 - Google Patents

동축 상호접속부를 포함하는 통합 디바이스 Download PDF

Info

Publication number
KR102411667B1
KR102411667B1 KR1020167036601A KR20167036601A KR102411667B1 KR 102411667 B1 KR102411667 B1 KR 102411667B1 KR 1020167036601 A KR1020167036601 A KR 1020167036601A KR 20167036601 A KR20167036601 A KR 20167036601A KR 102411667 B1 KR102411667 B1 KR 102411667B1
Authority
KR
South Korea
Prior art keywords
interconnect
substrate
electrical
interconnects
coaxial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020167036601A
Other languages
English (en)
Korean (ko)
Other versions
KR20170028901A (ko
Inventor
동 욱 김
영 규 송
규-평 황
홍 복 위
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20170028901A publication Critical patent/KR20170028901A/ko
Application granted granted Critical
Publication of KR102411667B1 publication Critical patent/KR102411667B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H01L23/5389—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H01L21/4846—
    • H01L21/4853—
    • H01L23/49811—
    • H01L23/49833—
    • H01L23/49838—
    • H01L25/105—
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298—Multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H10W42/20—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H10W42/20—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons
    • H10W42/261—Arrangements for protection of devices protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons characterised by their shapes or dispositions
    • H10W42/267—Patterned shielding planes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H01L2224/16225—
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1305—Moulding and encapsulation
    • H05K2203/1316—Moulded encapsulation of mounted components
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/401—Package configurations characterised by multiple insulating or insulated package substrates, interposers or RDLs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/752—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between stacked chips

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Ceramic Engineering (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structure Of Printed Boards (AREA)
  • Wire Bonding (AREA)
KR1020167036601A 2014-07-11 2015-07-09 동축 상호접속부를 포함하는 통합 디바이스 Active KR102411667B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/329,646 2014-07-11
US14/329,646 US9385077B2 (en) 2014-07-11 2014-07-11 Integrated device comprising coaxial interconnect
PCT/US2015/039678 WO2016007706A1 (en) 2014-07-11 2015-07-09 Integrated device comprising coaxial interconnect

Publications (2)

Publication Number Publication Date
KR20170028901A KR20170028901A (ko) 2017-03-14
KR102411667B1 true KR102411667B1 (ko) 2022-06-20

Family

ID=53719982

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020167036601A Active KR102411667B1 (ko) 2014-07-11 2015-07-09 동축 상호접속부를 포함하는 통합 디바이스

Country Status (8)

Country Link
US (1) US9385077B2 (https=)
EP (1) EP3167483A1 (https=)
JP (1) JP6802146B2 (https=)
KR (1) KR102411667B1 (https=)
CN (2) CN106489191A (https=)
AU (1) AU2015287804B2 (https=)
BR (1) BR112017000154B1 (https=)
WO (1) WO2016007706A1 (https=)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10381303B2 (en) * 2016-07-01 2019-08-13 Vanguard International Semiconductor Corporation Semiconductor device structures
TWI594338B (zh) * 2016-08-09 2017-08-01 矽品精密工業股份有限公司 電子堆疊結構及其製法
US10070525B2 (en) * 2016-12-28 2018-09-04 Intel Corporation Internal to internal coaxial via transition structures in package substrates
WO2018182652A1 (en) * 2017-03-30 2018-10-04 Intel Corporation Semiconductor package having a coaxial first layer interconnect
US10734334B2 (en) * 2018-01-29 2020-08-04 Marvell Asia Pte, Ltd. Coaxial-interconnect structure for a semiconductor component
KR102740257B1 (ko) * 2019-12-17 2024-12-10 삼성전자주식회사 반도체 패키지
KR102903835B1 (ko) * 2020-08-25 2025-12-31 삼성전자주식회사 반도체 패키지
KR102934454B1 (ko) * 2020-11-03 2026-03-06 삼성전자주식회사 Bs-pdn 구조를 가진 집적회로 칩
KR20220124583A (ko) * 2021-03-03 2022-09-14 삼성전자주식회사 인터포저를 포함하는 전자 장치
US20230036650A1 (en) * 2021-07-27 2023-02-02 Qualcomm Incorporated Sense lines for high-speed application packages
CN115023038A (zh) * 2022-04-29 2022-09-06 清华大学 微系统集成电路的叠装结构和叠装方法
US20240047319A1 (en) * 2022-08-04 2024-02-08 Samsung Electronics Co., Ltd. Semiconductor package and method of fabricating the same
US12520417B2 (en) * 2022-12-12 2026-01-06 Rolls-Royce North American Technologies Inc. Circuit board assembly having a security shield and method of the same
US20250273612A1 (en) * 2024-02-28 2025-08-28 Qualcomm Incorporated Package comprising a substrate including an inter substrate interconnect structure comprising an inner interconnect

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080158842A1 (en) * 2006-12-29 2008-07-03 Texas Instruments Incorporated Stress and collapse resistant interconnect for mounting an integrated circuit package to a substrate
US20110147901A1 (en) * 2009-12-17 2011-06-23 Rui Huang Integrated circuit packaging system with package stacking and method of manufacture thereof
JP2013089762A (ja) 2011-10-18 2013-05-13 Shinko Electric Ind Co Ltd 積層型半導体パッケージ

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6623279B2 (en) 1999-07-15 2003-09-23 Incep Technologies, Inc. Separable power delivery connector
JP3601462B2 (ja) * 2001-03-05 2004-12-15 オムロン株式会社 電子部品のパッケージ構造
US6476476B1 (en) 2001-08-16 2002-11-05 Amkor Technology, Inc. Integrated circuit package including pin and barrel interconnects
US7045893B1 (en) * 2004-07-15 2006-05-16 Amkor Technology, Inc. Semiconductor package and method for manufacturing the same
DE102005002707B4 (de) 2005-01-19 2007-07-26 Infineon Technologies Ag Verfahren zur Herstellung elektrischer Verbindungen in einem Halbleiterbauteil mittels koaxialer Mikroverbindungselemente
KR100663265B1 (ko) 2005-05-10 2007-01-02 삼성전기주식회사 다층 기판 및 그 제조 방법
US7884483B2 (en) 2005-06-14 2011-02-08 Cufer Asset Ltd. L.L.C. Chip connector
US7307348B2 (en) * 2005-12-07 2007-12-11 Micron Technology, Inc. Semiconductor components having through wire interconnects (TWI)
US7608921B2 (en) * 2006-12-07 2009-10-27 Stats Chippac, Inc. Multi-layer semiconductor package
US7952196B1 (en) 2008-04-21 2011-05-31 Lockheed Martin Corporation Affordable high performance high frequency multichip module fabrication and apparatus
KR20100075204A (ko) * 2008-12-24 2010-07-02 삼성전자주식회사 스터드 범프를 이용한 적층형 반도체 패키지, 반도체 패키지 모듈, 및 그 제조방법
TWI366890B (en) * 2008-12-31 2012-06-21 Ind Tech Res Inst Method of manufacturing through-silicon-via and through-silicon-via structure
JP4833307B2 (ja) * 2009-02-24 2011-12-07 インターナショナル・ビジネス・マシーンズ・コーポレーション 半導体モジュール、端子板、端子板の製造方法および半導体モジュールの製造方法
EP2244291A1 (en) 2009-04-20 2010-10-27 Nxp B.V. Multilevel interconnection system
US8736065B2 (en) * 2010-12-22 2014-05-27 Intel Corporation Multi-chip package having a substrate with a plurality of vertically embedded die and a process of forming the same
JP2012256675A (ja) 2011-06-08 2012-12-27 Shinko Electric Ind Co Ltd 配線基板、半導体装置及びその製造方法
JP5682496B2 (ja) * 2011-07-28 2015-03-11 富士通セミコンダクター株式会社 半導体装置、マルチチップ半導体装置、デバイス、及び半導体装置の製造方法
US9041208B2 (en) * 2011-11-02 2015-05-26 Avago Technologies General Ip (Singapore) Pte. Ltd. Laminate interconnect having a coaxial via structure

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080158842A1 (en) * 2006-12-29 2008-07-03 Texas Instruments Incorporated Stress and collapse resistant interconnect for mounting an integrated circuit package to a substrate
US20110147901A1 (en) * 2009-12-17 2011-06-23 Rui Huang Integrated circuit packaging system with package stacking and method of manufacture thereof
JP2013089762A (ja) 2011-10-18 2013-05-13 Shinko Electric Ind Co Ltd 積層型半導体パッケージ

Also Published As

Publication number Publication date
US9385077B2 (en) 2016-07-05
KR20170028901A (ko) 2017-03-14
BR112017000154A2 (pt) 2017-11-07
BR112017000154B1 (pt) 2022-05-17
JP6802146B2 (ja) 2020-12-16
WO2016007706A1 (en) 2016-01-14
AU2015287804A1 (en) 2017-01-05
JP2017520929A (ja) 2017-07-27
CN106489191A (zh) 2017-03-08
EP3167483A1 (en) 2017-05-17
CN115036287A (zh) 2022-09-09
AU2015287804B2 (en) 2020-02-27
US20160013125A1 (en) 2016-01-14

Similar Documents

Publication Publication Date Title
KR102411667B1 (ko) 동축 상호접속부를 포함하는 통합 디바이스
US9153560B2 (en) Package on package (PoP) integrated device comprising a redistribution layer
US9343393B2 (en) Semiconductor substrate assembly with embedded resistance element
KR102100731B1 (ko) 필터 및 스위치를 제공하기 위한 패키지 및 장치, 그리고 이를 제조하기 위한 방법
CN105489566A (zh) 半导体封装结构
US10049999B2 (en) Electronic device
US20210305141A1 (en) Hybrid package apparatus and method of fabricating
CN107112310B (zh) 包括高性能封装间连接的层叠封装(pop)器件
KR101831680B1 (ko) 통합 디바이스 패키지, 와이어-투-다이 커넥터, 및 이들과 관련된 장치
US11545435B2 (en) Double sided embedded trace substrate
US20220068845A1 (en) Semiconductor package
KR20180111840A (ko) 집적 회로(ic) 패키지들 사이의 플렉시블 커넥터를 포함하는 통합 디바이스
US20230130354A1 (en) Three-dimensional semiconductor package having a stacked passive device
HK1232666A1 (en) Integrated device comprising coaxial interconnect
CN103152068A (zh) 具无线模块封装构造的通讯装置及其制造方法
CN113644044B (zh) 半导体结构及其形成方法

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-OTH-PR1001 (AS PROVIDED BY THE NATIONAL OFFICE)

Year of fee payment: 4