KR101480734B1 - 전력 절감 클록킹 기법 - Google Patents

전력 절감 클록킹 기법 Download PDF

Info

Publication number
KR101480734B1
KR101480734B1 KR20097022162A KR20097022162A KR101480734B1 KR 101480734 B1 KR101480734 B1 KR 101480734B1 KR 20097022162 A KR20097022162 A KR 20097022162A KR 20097022162 A KR20097022162 A KR 20097022162A KR 101480734 B1 KR101480734 B1 KR 101480734B1
Authority
KR
South Korea
Prior art keywords
frequency
clock signal
reference clock
delete delete
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR20097022162A
Other languages
English (en)
Korean (ko)
Other versions
KR20090125836A (ko
Inventor
동윤 이
Original Assignee
실리콘 이미지, 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 실리콘 이미지, 인크. filed Critical 실리콘 이미지, 인크.
Publication of KR20090125836A publication Critical patent/KR20090125836A/ko
Application granted granted Critical
Publication of KR101480734B1 publication Critical patent/KR101480734B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215—Monitoring of peripheral devices
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Power Sources (AREA)
  • Manipulation Of Pulses (AREA)
  • Transceivers (AREA)
KR20097022162A 2007-03-23 2008-03-21 전력 절감 클록킹 기법 Active KR101480734B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/690,659 2007-03-23
US11/690,659 US7849339B2 (en) 2007-03-23 2007-03-23 Power-saving clocking technique
PCT/US2008/057926 WO2008118821A1 (en) 2007-03-23 2008-03-21 Power-saving clocking technique

Publications (2)

Publication Number Publication Date
KR20090125836A KR20090125836A (ko) 2009-12-07
KR101480734B1 true KR101480734B1 (ko) 2015-01-09

Family

ID=39775919

Family Applications (1)

Application Number Title Priority Date Filing Date
KR20097022162A Active KR101480734B1 (ko) 2007-03-23 2008-03-21 전력 절감 클록킹 기법

Country Status (7)

Country Link
US (1) US7849339B2 (enExample)
EP (1) EP2135354A4 (enExample)
JP (2) JP5367590B2 (enExample)
KR (1) KR101480734B1 (enExample)
CN (1) CN101641866B (enExample)
TW (1) TWI358904B (enExample)
WO (1) WO2008118821A1 (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8169973B2 (en) * 2007-12-20 2012-05-01 Telefonaktiebolaget L M Ericsson (Publ) Power efficient enhanced uplink transmission
US8145931B2 (en) * 2008-05-27 2012-03-27 Sharp Laboratories Of America, Inc. Imaging device with adaptive power saving behavior and method for use thereon
US8375241B2 (en) * 2009-04-02 2013-02-12 Intel Corporation Method and system to improve the operations of a registered memory module
US9013720B2 (en) 2011-10-04 2015-04-21 Xerox Corporation Resource saving while avoiding customer wait annoyance
US8914657B2 (en) * 2011-10-18 2014-12-16 Mediatek Inc. Mobile device chip and mobile device controlling method therefor
TWI505081B (zh) * 2011-11-03 2015-10-21 Sget Corp Method and Method of Electric Energy Saving Information Collection System
US9325329B2 (en) * 2012-12-13 2016-04-26 Coherent Logix, Incorporated Automatic selection of on-chip clock in synchronous digital systems
US9386521B2 (en) 2012-12-20 2016-07-05 Qualcomm Incorporated Clock structure for reducing power consumption on wireless mobile devices
US9052900B2 (en) 2013-01-29 2015-06-09 Oracle International Corporation Serdes fast retrain method upon exiting power saving mode
JP2014241471A (ja) * 2013-06-11 2014-12-25 セイコーエプソン株式会社 信号発生回路、信号発生装置、信号発生装置の製造方法、電子機器、および移動体
EP2869160B1 (en) * 2013-10-30 2020-09-09 EM Microelectronic-Marin SA Electronic circuit with a sleep mode
CN105511591B (zh) * 2015-12-31 2018-10-12 天津飞腾信息技术有限公司 基于双阈值功耗自适应的dvfs调节算法
KR102641515B1 (ko) * 2016-09-19 2024-02-28 삼성전자주식회사 메모리 장치 및 그것의 클록 분배 방법
US10218391B1 (en) * 2017-08-02 2019-02-26 Qualcomm Incorporated Systems and methods providing a low-power mode for serial links
US10515670B1 (en) * 2018-06-13 2019-12-24 Nanya Technology Corporation Memory apparatus and voltage control method thereof
CN110719088B (zh) * 2018-07-13 2023-04-07 瑞昱半导体股份有限公司 时钟产生电路与混合式电路
US11481015B2 (en) * 2019-06-25 2022-10-25 Nxp B.V. Power consumption management in protocol-based redrivers
KR102883342B1 (ko) * 2019-11-26 2025-11-07 삼성전자주식회사 Nfc 트랜시버를 위한 클럭 복원 회로, nfc 트랜시버, 및 nfc 트랜시버의 제어 방법
US11290117B1 (en) 2021-12-01 2022-03-29 Joseph Kosednar, Jr. Low-frequency arithmetic multiplying PLL for HDL devices
US12315594B2 (en) * 2022-10-07 2025-05-27 Dell Products L.P. Controlling memory module clock buffer power in a system with a single memory clock per memory module
US12147684B2 (en) * 2022-10-07 2024-11-19 Dell Products L.P. Method for power reduction in memory modules

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7036032B2 (en) * 2002-01-04 2006-04-25 Ati Technologies, Inc. System for reduced power consumption by phase locked loop and method thereof

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05303444A (ja) * 1992-04-27 1993-11-16 Nippondenso Co Ltd クロック信号供給装置
US5982210A (en) 1994-09-02 1999-11-09 Sun Microsystems, Inc. PLL system clock generator with instantaneous clock frequency shifting
JP3523362B2 (ja) * 1995-04-10 2004-04-26 富士通株式会社 クロック回路及びこれを用いたプロセッサ
JPH1094019A (ja) * 1996-09-13 1998-04-10 Matsushita Electric Ind Co Ltd データ受信装置
JPH11312026A (ja) * 1998-04-28 1999-11-09 Nec Corp クロック信号切替方法およびクロック信号切替システム
JP2002091608A (ja) * 2000-09-18 2002-03-29 Matsushita Electric Ind Co Ltd クロック供給装置、及びクロック供給方法
US6718473B1 (en) * 2000-09-26 2004-04-06 Sun Microsystems, Inc. Method and apparatus for reducing power consumption
US6515530B1 (en) 2001-10-11 2003-02-04 International Business Machines Corporation Dynamically scalable low voltage clock generation system
US7155617B2 (en) * 2002-08-01 2006-12-26 Texas Instruments Incorporated Methods and systems for performing dynamic power management via frequency and voltage scaling
US7290156B2 (en) 2003-12-17 2007-10-30 Via Technologies, Inc. Frequency-voltage mechanism for microprocessor power management
US7089444B1 (en) * 2003-09-24 2006-08-08 Altera Corporation Clock and data recovery circuits
US6996749B1 (en) * 2003-11-13 2006-02-07 Intel Coporation Method and apparatus for providing debug functionality in a buffered memory channel
JP2005223829A (ja) * 2004-02-09 2005-08-18 Nec Electronics Corp 分数分周回路及びこれを用いたデータ伝送装置
US7042258B2 (en) 2004-04-29 2006-05-09 Agere Systems Inc. Signal generator with selectable mode control
US7496774B2 (en) * 2004-06-04 2009-02-24 Broadcom Corporation Method and system for generating clocks for standby mode operation in a mobile communication device
US7130226B2 (en) 2005-02-09 2006-10-31 Micron Technology, Inc. Clock generating circuit with multiple modes of operation

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7036032B2 (en) * 2002-01-04 2006-04-25 Ati Technologies, Inc. System for reduced power consumption by phase locked loop and method thereof

Also Published As

Publication number Publication date
CN101641866B (zh) 2016-08-31
US7849339B2 (en) 2010-12-07
KR20090125836A (ko) 2009-12-07
EP2135354A4 (en) 2014-11-12
TW200901631A (en) 2009-01-01
JP2014032681A (ja) 2014-02-20
US20080235526A1 (en) 2008-09-25
JP2010523022A (ja) 2010-07-08
WO2008118821A1 (en) 2008-10-02
JP5367590B2 (ja) 2013-12-11
TWI358904B (en) 2012-02-21
EP2135354A1 (en) 2009-12-23
CN101641866A (zh) 2010-02-03
JP5730368B2 (ja) 2015-06-10

Similar Documents

Publication Publication Date Title
KR101480734B1 (ko) 전력 절감 클록킹 기법
CN100451914C (zh) 锁相环迅速加电方法和装置
KR20180121531A (ko) 최적의 퍼포먼스 및 전력 절약을 위한 적응적 주변 컴포넌트 상호접속 익스프레스 링크 하위상태 개시
JP2005190483A (ja) 遊休モードでの電力消費が減少したプロセッサシステムおよびその方法
JP2010523022A5 (enExample)
CN102904553A (zh) 利用粗糙时钟门控的动态频率控制
US5548250A (en) Low power phase lock loop clocking circuit for battery powered systems
EP4272315B1 (en) Low-power fractional analog pll without feedback divider
CN1643480A (zh) 一种用于大规模数字集成电路中的自适应电压定标时钟发生器及其工作方法
CN117075683A (zh) 时钟门控组件、多路复用器组件以及分频组件
US8760202B1 (en) System for generating clock signal
US7496774B2 (en) Method and system for generating clocks for standby mode operation in a mobile communication device
US6845462B2 (en) Computer containing clock source using a PLL synthesizer
CN101300739A (zh) Pll控制电路
CN109120393B (zh) 一种低功耗时钟数据恢复电路及接收机
US8266470B2 (en) Clock generating device, method thereof and computer system using the same
CN101594143A (zh) 时钟产生电路、与主机通信的装置和通信系统
US7565564B2 (en) Switching circuit and method thereof for dynamically switching host clock signals
WO2014042994A1 (en) Using dynamic bursts to support frequency-agile memory interfaces
CN209105196U (zh) 一种低功耗时钟数据恢复电路及接收机
KR101358289B1 (ko) 전력을 보존하기 위한 위상동기루프의 3-상태화
JP2006285823A (ja) 半導体集積回路
US7564314B2 (en) Systems and arrangements for operating a phase locked loop
US10429881B2 (en) Semiconductor device for stopping an oscillating clock signal from being provided to an IP block, a semiconductor system having the semiconductor device, and a method of operating the semiconductor device
CN108268086A (zh) 半导体装置、半导体系统以及操作半导体装置的方法

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20091022

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20130314

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20140616

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20141204

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20150105

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20150106

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20171226

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20171226

Start annual number: 4

End annual number: 4

FPAY Annual fee payment

Payment date: 20181220

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 20181220

Start annual number: 5

End annual number: 5

FPAY Annual fee payment

Payment date: 20191224

Year of fee payment: 6

PR1001 Payment of annual fee

Payment date: 20191224

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20201229

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20231221

Start annual number: 10

End annual number: 10