JP5367590B2 - 省電力のクロッキング技術 - Google Patents

省電力のクロッキング技術 Download PDF

Info

Publication number
JP5367590B2
JP5367590B2 JP2009554784A JP2009554784A JP5367590B2 JP 5367590 B2 JP5367590 B2 JP 5367590B2 JP 2009554784 A JP2009554784 A JP 2009554784A JP 2009554784 A JP2009554784 A JP 2009554784A JP 5367590 B2 JP5367590 B2 JP 5367590B2
Authority
JP
Japan
Prior art keywords
clock signal
frequency
reference clock
component
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009554784A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010523022A (ja
JP2010523022A5 (enExample
Inventor
ドンユン リー
Original Assignee
シリコン イメージ，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シリコン イメージ，インコーポレイテッド filed Critical シリコン イメージ，インコーポレイテッド
Publication of JP2010523022A publication Critical patent/JP2010523022A/ja
Publication of JP2010523022A5 publication Critical patent/JP2010523022A5/ja
Application granted granted Critical
Publication of JP5367590B2 publication Critical patent/JP5367590B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215—Monitoring of peripheral devices
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Power Sources (AREA)
  • Manipulation Of Pulses (AREA)
  • Transceivers (AREA)
JP2009554784A 2007-03-23 2008-03-21 省電力のクロッキング技術 Active JP5367590B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/690,659 2007-03-23
US11/690,659 US7849339B2 (en) 2007-03-23 2007-03-23 Power-saving clocking technique
PCT/US2008/057926 WO2008118821A1 (en) 2007-03-23 2008-03-21 Power-saving clocking technique

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2013188646A Division JP5730368B2 (ja) 2007-03-23 2013-09-11 省電力のクロッキング技術

Publications (3)

Publication Number Publication Date
JP2010523022A JP2010523022A (ja) 2010-07-08
JP2010523022A5 JP2010523022A5 (enExample) 2011-10-20
JP5367590B2 true JP5367590B2 (ja) 2013-12-11

Family

ID=39775919

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2009554784A Active JP5367590B2 (ja) 2007-03-23 2008-03-21 省電力のクロッキング技術
JP2013188646A Active JP5730368B2 (ja) 2007-03-23 2013-09-11 省電力のクロッキング技術

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2013188646A Active JP5730368B2 (ja) 2007-03-23 2013-09-11 省電力のクロッキング技術

Country Status (7)

Country Link
US (1) US7849339B2 (enExample)
EP (1) EP2135354A4 (enExample)
JP (2) JP5367590B2 (enExample)
KR (1) KR101480734B1 (enExample)
CN (1) CN101641866B (enExample)
TW (1) TWI358904B (enExample)
WO (1) WO2008118821A1 (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8169973B2 (en) * 2007-12-20 2012-05-01 Telefonaktiebolaget L M Ericsson (Publ) Power efficient enhanced uplink transmission
US8145931B2 (en) * 2008-05-27 2012-03-27 Sharp Laboratories Of America, Inc. Imaging device with adaptive power saving behavior and method for use thereon
US8375241B2 (en) * 2009-04-02 2013-02-12 Intel Corporation Method and system to improve the operations of a registered memory module
US9013720B2 (en) 2011-10-04 2015-04-21 Xerox Corporation Resource saving while avoiding customer wait annoyance
US8914657B2 (en) * 2011-10-18 2014-12-16 Mediatek Inc. Mobile device chip and mobile device controlling method therefor
TWI505081B (zh) * 2011-11-03 2015-10-21 Sget Corp Method and Method of Electric Energy Saving Information Collection System
CN105122172B (zh) * 2012-12-13 2017-10-27 相干逻辑公司 同步数字系统及避免其中的时钟信号错误的方法
US9386521B2 (en) 2012-12-20 2016-07-05 Qualcomm Incorporated Clock structure for reducing power consumption on wireless mobile devices
US9052900B2 (en) 2013-01-29 2015-06-09 Oracle International Corporation Serdes fast retrain method upon exiting power saving mode
JP2014241471A (ja) * 2013-06-11 2014-12-25 セイコーエプソン株式会社 信号発生回路、信号発生装置、信号発生装置の製造方法、電子機器、および移動体
EP2869160B1 (en) * 2013-10-30 2020-09-09 EM Microelectronic-Marin SA Electronic circuit with a sleep mode
CN105511591B (zh) * 2015-12-31 2018-10-12 天津飞腾信息技术有限公司 基于双阈值功耗自适应的dvfs调节算法
KR102641515B1 (ko) * 2016-09-19 2024-02-28 삼성전자주식회사 메모리 장치 및 그것의 클록 분배 방법
US10218391B1 (en) * 2017-08-02 2019-02-26 Qualcomm Incorporated Systems and methods providing a low-power mode for serial links
US10515670B1 (en) * 2018-06-13 2019-12-24 Nanya Technology Corporation Memory apparatus and voltage control method thereof
CN110719088B (zh) * 2018-07-13 2023-04-07 瑞昱半导体股份有限公司 时钟产生电路与混合式电路
US11481015B2 (en) * 2019-06-25 2022-10-25 Nxp B.V. Power consumption management in protocol-based redrivers
KR102883342B1 (ko) * 2019-11-26 2025-11-07 삼성전자주식회사 Nfc 트랜시버를 위한 클럭 복원 회로, nfc 트랜시버, 및 nfc 트랜시버의 제어 방법
US11290117B1 (en) 2021-12-01 2022-03-29 Joseph Kosednar, Jr. Low-frequency arithmetic multiplying PLL for HDL devices
US12147684B2 (en) * 2022-10-07 2024-11-19 Dell Products L.P. Method for power reduction in memory modules
US12315594B2 (en) * 2022-10-07 2025-05-27 Dell Products L.P. Controlling memory module clock buffer power in a system with a single memory clock per memory module

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05303444A (ja) * 1992-04-27 1993-11-16 Nippondenso Co Ltd クロック信号供給装置
US5982210A (en) 1994-09-02 1999-11-09 Sun Microsystems, Inc. PLL system clock generator with instantaneous clock frequency shifting
JP3523362B2 (ja) * 1995-04-10 2004-04-26 富士通株式会社 クロック回路及びこれを用いたプロセッサ
JPH1094019A (ja) * 1996-09-13 1998-04-10 Matsushita Electric Ind Co Ltd データ受信装置
JPH11312026A (ja) * 1998-04-28 1999-11-09 Nec Corp クロック信号切替方法およびクロック信号切替システム
JP2002091608A (ja) * 2000-09-18 2002-03-29 Matsushita Electric Ind Co Ltd クロック供給装置、及びクロック供給方法
US6718473B1 (en) * 2000-09-26 2004-04-06 Sun Microsystems, Inc. Method and apparatus for reducing power consumption
US6515530B1 (en) * 2001-10-11 2003-02-04 International Business Machines Corporation Dynamically scalable low voltage clock generation system
US7036032B2 (en) 2002-01-04 2006-04-25 Ati Technologies, Inc. System for reduced power consumption by phase locked loop and method thereof
US7155617B2 (en) * 2002-08-01 2006-12-26 Texas Instruments Incorporated Methods and systems for performing dynamic power management via frequency and voltage scaling
US7290156B2 (en) * 2003-12-17 2007-10-30 Via Technologies, Inc. Frequency-voltage mechanism for microprocessor power management
US7089444B1 (en) * 2003-09-24 2006-08-08 Altera Corporation Clock and data recovery circuits
US6996749B1 (en) * 2003-11-13 2006-02-07 Intel Coporation Method and apparatus for providing debug functionality in a buffered memory channel
JP2005223829A (ja) * 2004-02-09 2005-08-18 Nec Electronics Corp 分数分周回路及びこれを用いたデータ伝送装置
US7042258B2 (en) 2004-04-29 2006-05-09 Agere Systems Inc. Signal generator with selectable mode control
US7496774B2 (en) * 2004-06-04 2009-02-24 Broadcom Corporation Method and system for generating clocks for standby mode operation in a mobile communication device
US7130226B2 (en) 2005-02-09 2006-10-31 Micron Technology, Inc. Clock generating circuit with multiple modes of operation

Also Published As

Publication number Publication date
WO2008118821A1 (en) 2008-10-02
KR20090125836A (ko) 2009-12-07
JP5730368B2 (ja) 2015-06-10
KR101480734B1 (ko) 2015-01-09
TW200901631A (en) 2009-01-01
CN101641866B (zh) 2016-08-31
US7849339B2 (en) 2010-12-07
EP2135354A1 (en) 2009-12-23
JP2010523022A (ja) 2010-07-08
US20080235526A1 (en) 2008-09-25
EP2135354A4 (en) 2014-11-12
JP2014032681A (ja) 2014-02-20
TWI358904B (en) 2012-02-21
CN101641866A (zh) 2010-02-03

Similar Documents

Publication Publication Date Title
JP5367590B2 (ja) 省電力のクロッキング技術
JP4243186B2 (ja) 位相ロックループの高速起動方法および装置
US7290156B2 (en) Frequency-voltage mechanism for microprocessor power management
US7647517B2 (en) PCI express system and method of transitioning link state including adjusting threshold idle time according to a requirement of data transmission
JP2010523022A5 (enExample)
US8188782B1 (en) Clock system and method for compensating timing information of clock system
WO2009120932A2 (en) Method and apparatus for dynamic power management control using parallel bus management protocols
KR20180121531A (ko) 최적의 퍼포먼스 및 전력 절약을 위한 적응적 주변 컴포넌트 상호접속 익스프레스 링크 하위상태 개시
JP2005190483A (ja) 遊休モードでの電力消費が減少したプロセッサシステムおよびその方法
JP4206151B2 (ja) クロック発生方法およびシステム
JP2018517955A (ja) 高速のスタートアップのスタンドバイモードを有するクロック生成回路
US7496774B2 (en) Method and system for generating clocks for standby mode operation in a mobile communication device
US10374651B1 (en) Systems and methods of relocking for locked loops
US20030056132A1 (en) Computer arresting occurrence of unnecessary signals
US7565564B2 (en) Switching circuit and method thereof for dynamically switching host clock signals
US8266470B2 (en) Clock generating device, method thereof and computer system using the same
US7564314B2 (en) Systems and arrangements for operating a phase locked loop
JP2006285823A (ja) 半導体集積回路
US10429881B2 (en) Semiconductor device for stopping an oscillating clock signal from being provided to an IP block, a semiconductor system having the semiconductor device, and a method of operating the semiconductor device
CN108268086B (zh) 半导体装置、半导体系统以及操作半导体装置的方法
CN108268117B (zh) 半导体装置以及半导体系统

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110322

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110905

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20121116

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121126

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20130225

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20130304

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130314

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130812

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130911

R150 Certificate of patent or registration of utility model

Ref document number: 5367590

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250