KR101145972B1 - 모놀리식 실리콘 기반 광전자 회로의 설계, 시뮬레이션, 및검증에 대한 집적 접근 - Google Patents

모놀리식 실리콘 기반 광전자 회로의 설계, 시뮬레이션, 및검증에 대한 집적 접근 Download PDF

Info

Publication number
KR101145972B1
KR101145972B1 KR1020077001314A KR20077001314A KR101145972B1 KR 101145972 B1 KR101145972 B1 KR 101145972B1 KR 1020077001314 A KR1020077001314 A KR 1020077001314A KR 20077001314 A KR20077001314 A KR 20077001314A KR 101145972 B1 KR101145972 B1 KR 101145972B1
Authority
KR
South Korea
Prior art keywords
design
optoelectronic
logic
physical layout
verification
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020077001314A
Other languages
English (en)
Korean (ko)
Other versions
KR20070040792A (ko
Inventor
콜펜두 샤스트리
소함 파탁
프라카쉬 고토스카르
파우리어스 모신스키스
비핀 다마
Original Assignee
시옵티컬 인코포레이티드
콜펜두 샤스트리
비핀 다마
프라카쉬 고토스카르
파우리어스 모신스키스
소함 파탁
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 시옵티컬 인코포레이티드, 콜펜두 샤스트리, 비핀 다마, 프라카쉬 고토스카르, 파우리어스 모신스키스, 소함 파탁 filed Critical 시옵티컬 인코포레이티드
Publication of KR20070040792A publication Critical patent/KR20070040792A/ko
Application granted granted Critical
Publication of KR101145972B1 publication Critical patent/KR101145972B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
KR1020077001314A 2004-06-23 2005-06-22 모놀리식 실리콘 기반 광전자 회로의 설계, 시뮬레이션, 및검증에 대한 집적 접근 Expired - Fee Related KR101145972B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US58223504P 2004-06-23 2004-06-23
US60/582,235 2004-06-23
PCT/US2005/022254 WO2006007474A2 (en) 2004-06-23 2005-06-22 Integrated approach for design, simulation and verification of monolithic, silicon-based opto-electronic circuits
US11/159,283 US7269809B2 (en) 2004-06-23 2005-06-22 Integrated approach for design, simulation and verification of monolithic, silicon-based opto-electronic circuits
US11/159,283 2005-06-22

Publications (2)

Publication Number Publication Date
KR20070040792A KR20070040792A (ko) 2007-04-17
KR101145972B1 true KR101145972B1 (ko) 2012-05-22

Family

ID=35507571

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020077001314A Expired - Fee Related KR101145972B1 (ko) 2004-06-23 2005-06-22 모놀리식 실리콘 기반 광전자 회로의 설계, 시뮬레이션, 및검증에 대한 집적 접근

Country Status (6)

Country Link
US (1) US7269809B2 (https=)
JP (1) JP2008509452A (https=)
KR (1) KR101145972B1 (https=)
CN (1) CN100492372C (https=)
CA (1) CA2581451C (https=)
WO (1) WO2006007474A2 (https=)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1692558A2 (en) 2003-12-01 2006-08-23 CDM Optics, Inc. System and method for optimizing optical and digital system designs
US7944467B2 (en) * 2003-12-01 2011-05-17 Omnivision Technologies, Inc. Task-based imaging systems
US7248757B2 (en) * 2003-12-15 2007-07-24 Canon Kabushiki Kaisha Method, device and computer program for designing a circuit having electric wires and optical connections
US7672558B2 (en) 2004-01-12 2010-03-02 Honeywell International, Inc. Silicon optical device
US7177489B2 (en) 2004-03-18 2007-02-13 Honeywell International, Inc. Silicon-insulator-silicon thin-film structures for optical modulators and methods of manufacture
US7217584B2 (en) * 2004-03-18 2007-05-15 Honeywell International Inc. Bonded thin-film structures for optical modulators and methods of manufacture
US7149388B2 (en) * 2004-03-18 2006-12-12 Honeywell International, Inc. Low loss contact structures for silicon based optical modulators and methods of manufacture
US7448012B1 (en) 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
US20060063679A1 (en) * 2004-09-17 2006-03-23 Honeywell International Inc. Semiconductor-insulator-semiconductor structure for high speed applications
WO2008008084A2 (en) * 2005-09-19 2008-01-17 Cdm Optics, Inc. Task-based imaging systems
US7362443B2 (en) * 2005-11-17 2008-04-22 Honeywell International Inc. Optical gyro with free space resonator and method for sensing inertial rotation rate
US7442589B2 (en) * 2006-01-17 2008-10-28 Honeywell International Inc. System and method for uniform multi-plane silicon oxide layer formation for optical applications
US7514285B2 (en) * 2006-01-17 2009-04-07 Honeywell International Inc. Isolation scheme for reducing film stress in a MEMS device
US7463360B2 (en) 2006-04-18 2008-12-09 Honeywell International Inc. Optical resonator gyro with integrated external cavity beam generator
US7454102B2 (en) * 2006-04-26 2008-11-18 Honeywell International Inc. Optical coupling structure
CN100442298C (zh) * 2006-05-15 2008-12-10 中芯国际集成电路制造(上海)有限公司 栅极根部缺陷与mosfet器件性能相关性的仿真方法
US7535576B2 (en) 2006-05-15 2009-05-19 Honeywell International, Inc. Integrated optical rotation sensor and method for sensing rotation rate
US8117576B2 (en) * 2008-03-05 2012-02-14 Rambus Inc. Method for using an equivalence checker to reduce verification effort in a system having analog blocks
US8219947B2 (en) * 2008-09-15 2012-07-10 Synopsys, Inc. Method and apparatus for merging EDA coverage logs of coverage data
US8316342B1 (en) * 2010-06-02 2012-11-20 Cadence Design Systems, Inc. Method and apparatus for concurrent design of modules across different design entry tools targeted to a single layout
US8521483B1 (en) 2010-06-02 2013-08-27 Cadence Design Systems, Inc. Method and apparatus for concurrent design of modules across different design entry tools targeted to single simulation
US8527257B2 (en) 2011-07-01 2013-09-03 Fujitsu Limited Transition-based macro-models for analog simulation
US8903698B2 (en) 2012-05-15 2014-12-02 Fujitsu Limited Generating behavioral models for analog circuits
US20150067621A1 (en) * 2012-09-05 2015-03-05 Mentor Graphics Corporation Logic-Driven Layout Pattern Analysis
CN103164566A (zh) * 2012-12-04 2013-06-19 天津蓝海微科技有限公司 版图验证规则的测试向量辅助层生成方法
US8856701B1 (en) * 2013-03-12 2014-10-07 Taiwan Semiconductor Manufacturing Co., Ltd. Method of radio-frequency and microwave device generation
US8726205B1 (en) 2013-04-15 2014-05-13 Nvidia Corporation Optimized simulation technique for design verification of an electronic circuit
US8813019B1 (en) 2013-04-30 2014-08-19 Nvidia Corporation Optimized design verification of an electronic circuit
CN105653744A (zh) * 2014-11-13 2016-06-08 中芯国际集成电路制造(上海)有限公司 版图布局的设计方法及装置
WO2017007470A1 (en) 2015-07-08 2017-01-12 Hewlett Packard Enterprise Development Lp Photonic circuit design systems
US11023648B2 (en) 2017-12-12 2021-06-01 Siemens Industry Software Inc. Puzzle-based pattern analysis and classification
US12387022B2 (en) * 2022-03-02 2025-08-12 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method of optimizing an integrated circuit design
CN115329714A (zh) * 2022-07-19 2022-11-11 复旦大学 基于数模混合标准单元库的模数转换器敏捷设计方法
CN118194813A (zh) * 2023-12-01 2024-06-14 芯动微电子科技(武汉)有限公司 一种芯片设计阶段的仿真验证方法和装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6110217A (en) * 1997-10-03 2000-08-29 International Business Machines Corporation System and method for synchronization of multiple analog servers on a simulation backplane
US6718522B1 (en) * 2000-08-15 2004-04-06 Hewlett-Packard Development Company, L.P. Electrical rules checker system and method using tri-state logic for electrical rule checks

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544067A (en) * 1990-04-06 1996-08-06 Lsi Logic Corporation Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation
US5222030A (en) * 1990-04-06 1993-06-22 Lsi Logic Corporation Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic specifications and descriptions thereof
US5930150A (en) * 1996-09-06 1999-07-27 Lucent Technologies Inc. Method and system for designing and analyzing optical application specific integrated circuits
US5914889A (en) * 1996-09-13 1999-06-22 Lucent Technologies Inc. Method and system for generating a mask layout of an optical integrated circuit
US6845184B1 (en) * 1998-10-09 2005-01-18 Fujitsu Limited Multi-layer opto-electronic substrates with electrical and optical interconnections and methods for making
US7031889B1 (en) * 1999-03-22 2006-04-18 Hewlett-Packard Development Company, L.P. Method and apparatus for evaluating the design quality of network nodes
US6446243B1 (en) * 1999-04-23 2002-09-03 Novas Software, Inc. Method for functional verification of VLSI circuit designs utilizing reusable functional blocks or intellectual property cores
US6438735B1 (en) * 1999-05-17 2002-08-20 Synplicity, Inc. Methods and apparatuses for designing integrated circuits
US6480816B1 (en) * 1999-06-14 2002-11-12 Sanjay Dhar Circuit simulation using dynamic partitioning and on-demand evaluation
US6816825B1 (en) * 1999-06-18 2004-11-09 Nec Corporation Simulation vector generation from HDL descriptions for observability-enhanced statement coverage
US7065481B2 (en) * 1999-11-30 2006-06-20 Synplicity, Inc. Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer
JP2001230638A (ja) * 2000-02-18 2001-08-24 Nec Eng Ltd 光送受信回路の設計方法
US6587995B1 (en) * 2000-04-19 2003-07-01 Koninklijke Philips Electronics N.V. Enhanced programmable core model with integrated graphical debugging functionality
US6502223B1 (en) * 2001-04-30 2002-12-31 Hewlett-Packard Company Method for simulating noise on the input of a static gate and determining noise on the output
US6912330B2 (en) * 2001-05-17 2005-06-28 Sioptical Inc. Integrated optical/electronic circuits and associated methods of simultaneous generation thereof
US6980945B2 (en) * 2001-12-04 2005-12-27 Koninklijke Philips Electronics N.V. Synchronized simulation of software and hardware in the analog domain
US6745372B2 (en) * 2002-04-05 2004-06-01 Numerical Technologies, Inc. Method and apparatus for facilitating process-compliant layout optimization
US20030195736A1 (en) * 2002-04-11 2003-10-16 Sun Microsystems, Inc. Method of storing cross-hierarchy coupling data in a hierarchical circuit model
US6898767B2 (en) * 2002-05-09 2005-05-24 Lsi Logic Corporation Method and apparatus for custom design in a standard cell design environment
US6826739B2 (en) * 2002-05-13 2004-11-30 Agilent Technologies, Inc. System and method for placing substrate contacts in a datapath stack in an integrated circuit design
US6983443B2 (en) * 2002-05-22 2006-01-03 Agilent Technologies, Inc. System and method for placing clock drivers in a standard cell block
US6807658B2 (en) * 2002-06-05 2004-10-19 Agilent Technologies, Inc. Systems and methods for performing clock gating checks
US6815729B1 (en) * 2002-10-09 2004-11-09 Cypress Semiconductor Corp. Electro-optical apparatus
AU2002952700A0 (en) * 2002-11-18 2002-11-28 Vpisystems Pty Ltd Simulation player
US7055113B2 (en) * 2002-12-31 2006-05-30 Lsi Logic Corporation Simplified process to design integrated circuits
US7155689B2 (en) * 2003-10-07 2006-12-26 Magma Design Automation, Inc. Design-manufacturing interface via a unified model
JP4532893B2 (ja) * 2003-12-15 2010-08-25 キヤノン株式会社 電気配線と光接続を有する回路の設計装置
JP4208706B2 (ja) * 2003-12-15 2009-01-14 キヤノン株式会社 電気配線と光接続を有する回路の設計装置
US6969903B2 (en) * 2004-01-19 2005-11-29 International Business Machines Corporation High tolerance TCR balanced high current resistor for RF CMOS and RF SiGe BiCMOS applications and cadenced based hierarchical parameterized cell design kit with tunable TCR and ESD resistor ballasting feature

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6110217A (en) * 1997-10-03 2000-08-29 International Business Machines Corporation System and method for synchronization of multiple analog servers on a simulation backplane
US6718522B1 (en) * 2000-08-15 2004-04-06 Hewlett-Packard Development Company, L.P. Electrical rules checker system and method using tri-state logic for electrical rule checks

Also Published As

Publication number Publication date
CN100492372C (zh) 2009-05-27
JP2008509452A (ja) 2008-03-27
WO2006007474A3 (en) 2007-04-19
US20050289490A1 (en) 2005-12-29
US7269809B2 (en) 2007-09-11
KR20070040792A (ko) 2007-04-17
CA2581451A1 (en) 2006-01-19
CN101036145A (zh) 2007-09-12
CA2581451C (en) 2013-09-24
WO2006007474A2 (en) 2006-01-19

Similar Documents

Publication Publication Date Title
KR101145972B1 (ko) 모놀리식 실리콘 기반 광전자 회로의 설계, 시뮬레이션, 및검증에 대한 집적 접근
Riesgo et al. Design methodologies based on hardware description languages
CN101539958B (zh) 一种标准单元库和集成电路的设计方法和装置
CN104376138B (zh) 集成电路芯片的时序确定方法和装置
US20120151424A1 (en) Conversion of circuit description to an abstract model of the circuit
JPH10207937A (ja) レイアウト・クリティカルなネット用のタイミング・エラー限界値をフィルタリングすることにより、マイクロエレクトロニクス回路のレイアウト後検証を実行する方法、装置およびコンピュータ・プログラム製品
Sadrossadat et al. Nonlinear electronic/photonic component modeling using adjoint state-space dynamic neural network technique
WO1999009497A1 (fr) Procede d'extraction de caracteristiques de synchronisation de circuits a transistors, support de stockage stockant une bibliotheque de caracteristiques de synchronisation, procede de conception de lsi et procede d'extraction par grille
US20040025136A1 (en) Method for designing a custom ASIC library
JP5265151B2 (ja) ゲートレベルでの動的シミュレーション方法及び装置
US5892687A (en) Don't-- care logic
CN106096177A (zh) 一种基于传统eda工具的多芯片联合仿真方法
Heins et al. Design flow automation for silicon photonics: Challenges, collaboration, and standardization
US10503851B2 (en) CMOS-photonics co-design
Kommuru et al. ASIC design flow tutorial using synopsys tools
US7200544B1 (en) Systems for selectively disabling timing violations in hardware description language models of integrated circuits and methods of operating the same
Golshan ASIC Design Implementation Process
CN119808668A (zh) 芯片设计的方法、装置、设备、存储介质和程序产品
Juneidi et al. Global modeling and simulation of system-on-chip embedding mems devices
US7131079B2 (en) Method of generating protected standard delay format file
Park et al. Complete front-to-back RF SiP design implementation flow
Llamas et al. Development of digital application specific printed electronics circuits: from specification to final prototypes
Rozier III A design methodology for optoelectronic VLSI
Kundert et al. Analog verification
Bensoudane et al. System-level design of continuous/discrete-time heterogeneous systems applied to high-speed serial link

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E601 Decision to refuse application
PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

J201 Request for trial against refusal decision
PJ0201 Trial against decision of rejection

St.27 status event code: A-3-3-V10-V11-apl-PJ0201

AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PB0901 Examination by re-examination before a trial

St.27 status event code: A-6-3-E10-E12-rex-PB0901

B701 Decision to grant
PB0701 Decision of registration after re-examination before a trial

St.27 status event code: A-3-4-F10-F13-rex-PB0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20150424

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20160425

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20170425

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20180425

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20190424

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20210508

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20210508