KR100393966B1 - 반도체 소자의 이중 다마신 형성방법 - Google Patents
반도체 소자의 이중 다마신 형성방법 Download PDFInfo
- Publication number
- KR100393966B1 KR100393966B1 KR10-2000-0085290A KR20000085290A KR100393966B1 KR 100393966 B1 KR100393966 B1 KR 100393966B1 KR 20000085290 A KR20000085290 A KR 20000085290A KR 100393966 B1 KR100393966 B1 KR 100393966B1
- Authority
- KR
- South Korea
- Prior art keywords
- film
- forming
- bpsg
- teos
- etching
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 43
- 239000004065 semiconductor Substances 0.000 title claims abstract description 31
- 230000009977 dual effect Effects 0.000 title description 5
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims abstract description 28
- 239000010410 layer Substances 0.000 claims abstract description 21
- 239000011229 interlayer Substances 0.000 claims abstract description 17
- 238000005530 etching Methods 0.000 claims abstract description 14
- 239000000758 substrate Substances 0.000 claims abstract description 13
- 230000004888 barrier function Effects 0.000 claims abstract description 11
- 238000009792 diffusion process Methods 0.000 claims abstract description 11
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 11
- 239000010949 copper Substances 0.000 claims abstract description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 7
- 238000001039 wet etching Methods 0.000 claims abstract description 7
- 229910052802 copper Inorganic materials 0.000 claims abstract description 6
- 238000001312 dry etching Methods 0.000 claims abstract description 6
- 238000000059 patterning Methods 0.000 claims abstract description 6
- 239000005380 borophosphosilicate glass Substances 0.000 claims abstract 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 4
- 239000000126 substance Substances 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 2
- 238000004528 spin coating Methods 0.000 claims description 2
- 230000015572 biosynthetic process Effects 0.000 abstract description 4
- 229910052751 metal Inorganic materials 0.000 description 16
- 239000002184 metal Substances 0.000 description 16
- 238000004519 manufacturing process Methods 0.000 description 2
- 235000001674 Agaricus brunnescens Nutrition 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- GDFCWFBWQUEQIJ-UHFFFAOYSA-N [B].[P] Chemical compound [B].[P] GDFCWFBWQUEQIJ-UHFFFAOYSA-N 0.000 description 1
- 230000002378 acidificating effect Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (6)
- 구리 배선이 형성된 반도체 기판상에 확산 방지막을 형성하는 단계;상기 확산 방지막상에 TEOS막을 형성하는 단계;상기 TEOS막상에 TEOS막보다 선택비가 높은 BPSG막을 형성하는 단계;상기 BPSG막상에 감광막을 도포한 후 패터닝하여 콘택 영역을 정의하는 단계;상기 패터닝된 감광막을 마스크로 이용하여 BPSG막, TEOS막을 건식 식각으로 1차 식각하고 습식 식각으로 2차 식각하여 T자형 패턴을 형성하는 단계;상기 감광막을 제거하는 단계;상기 BPSG막의 상부 표면 높이로 반도체 기판의 전면에 층간 절연막을 회전 코팅하여 형성하는 단계;상기 BPSG막, TEOS막을 제거하여 콘택홀 및 트랜치를 동시에 형성하는 단계;상기 콘택홀 저면의 확산 방지막을 선택적으로 제거하는 단계를 포함하여 형성함을 특징으로 하는 반도체 소자의 이중 다마신 형성방법.
- 제 1 항에 있어서, 상기 TEOS막과 BPSG막은 HF 또는 9:1 BOE에서 10:1정도의 선택비를 갖는 것을 특징으로 하는 반도체 소자의 이중 다마신 형성방법.
- 제 1 항에 있어서, 상기 TEOS막은 약 8000Å 두께로 형성하는 것을 특징으로 하는 반도체 소자의 이중 다마신 형성방법.
- 제 1 항에 있어서, 상기 BPSG막은 약 5000Å 두께로 형성하는 것을 특징으로 하는 반도체 소자의 이중 다마신 형성방법.
- 제 1 항에 있어서, 상기 층간 절연막은 유기 화학적 층간 절연막을 스핀 코팅하여 형성한 후 상기 BPSG막의 상부 표면을 앤드 포인트로하여 CMP 공정으로 연마하여 형성하는 것을 특징으로 하는 반도체 소자의 이중 다마신 형성방법.
- 제 1 항에 있어서, 상기 층간 절연막은 HSQ 등과 같이 회전 코팅할 수 있는 실리카를 사용하여 형성하는 것을 특징으로 하는 반도체 소자의 이중 다마신 형성방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0085290A KR100393966B1 (ko) | 2000-12-29 | 2000-12-29 | 반도체 소자의 이중 다마신 형성방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0085290A KR100393966B1 (ko) | 2000-12-29 | 2000-12-29 | 반도체 소자의 이중 다마신 형성방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20020056009A KR20020056009A (ko) | 2002-07-10 |
KR100393966B1 true KR100393966B1 (ko) | 2003-08-06 |
Family
ID=27688520
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR10-2000-0085290A KR100393966B1 (ko) | 2000-12-29 | 2000-12-29 | 반도체 소자의 이중 다마신 형성방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100393966B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100799068B1 (ko) | 2006-12-21 | 2008-01-29 | 동부일렉트로닉스 주식회사 | 반도체 소자 제조 방법 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000124215A (ja) * | 1998-10-19 | 2000-04-28 | Nec Corp | 半導体装置の製造方法 |
KR20000043240A (ko) * | 1998-12-28 | 2000-07-15 | 김영환 | 반도체 소자의 금속 전도선 형성방법 |
US6287961B1 (en) * | 1999-01-04 | 2001-09-11 | Taiwan Semiconductor Manufacturing Company | Dual damascene patterned conductor layer formation method without etch stop layer |
JP2002076353A (ja) * | 2000-08-31 | 2002-03-15 | Japan Science & Technology Corp | 半導体装置およびその製造方法 |
-
2000
- 2000-12-29 KR KR10-2000-0085290A patent/KR100393966B1/ko active IP Right Grant
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000124215A (ja) * | 1998-10-19 | 2000-04-28 | Nec Corp | 半導体装置の製造方法 |
KR20000043240A (ko) * | 1998-12-28 | 2000-07-15 | 김영환 | 반도체 소자의 금속 전도선 형성방법 |
US6287961B1 (en) * | 1999-01-04 | 2001-09-11 | Taiwan Semiconductor Manufacturing Company | Dual damascene patterned conductor layer formation method without etch stop layer |
JP2002076353A (ja) * | 2000-08-31 | 2002-03-15 | Japan Science & Technology Corp | 半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
KR20020056009A (ko) | 2002-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5877076A (en) | Opposed two-layered photoresist process for dual damascene patterning | |
US5882996A (en) | Method of self-aligned dual damascene patterning using developer soluble arc interstitial layer | |
JPH0955429A (ja) | 半導体装置およびその製造方法 | |
EP1429382A2 (en) | Via formation for damascene metal conductors in an integrated circuit | |
KR20020017816A (ko) | 듀얼 다마신 배선의 형성 방법 | |
US6573187B1 (en) | Method of forming dual damascene structure | |
KR100393967B1 (ko) | 반도체 소자의 금속배선 형성방법 | |
US6204096B1 (en) | Method for reducing critical dimension of dual damascene process using spin-on-glass process | |
KR100393966B1 (ko) | 반도체 소자의 이중 다마신 형성방법 | |
KR100363696B1 (ko) | 반도체장치의 다층 금속배선 형성방법 | |
KR100909174B1 (ko) | 듀얼 다마신 패턴 형성 방법 | |
JPH11186274A (ja) | デュアル・ダマスク技術 | |
KR100197128B1 (ko) | 반도체 소자의 콘택홀 매립용 플러그 형성방법 | |
KR100497776B1 (ko) | 반도체 소자의 다층배선 구조 제조방법 | |
KR100439477B1 (ko) | 반도체 소자의 텅스텐 플러그 형성방법 | |
KR100578223B1 (ko) | 반도체소자의 듀얼대머신 형성방법 | |
KR20030038521A (ko) | 반도체 장치의 제조 방법 | |
KR100470390B1 (ko) | 에스램소자 제조시 다마신을 이용한 국부배선 스페이스최소화방법 | |
KR100322887B1 (ko) | 반도체장치의 다층 금속배선 형성방법 | |
KR100364811B1 (ko) | 반도체 소자의 이중 다마신 형성방법 | |
KR100395907B1 (ko) | 반도체소자의 배선 형성방법 | |
KR100265749B1 (ko) | 반도체 장치의 금속배선 형성방법 | |
KR100198653B1 (ko) | 반도체 소자의 금속배선방법 | |
KR100244713B1 (ko) | 반도체 소자의 제조방법 | |
KR100393968B1 (ko) | 반도체 소자의 이중 다마신 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130620 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20140618 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20150617 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20160620 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20170626 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20180618 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20190619 Year of fee payment: 17 |