KR100392038B1 - 반도체 집적 회로 장치 - Google Patents

반도체 집적 회로 장치 Download PDF

Info

Publication number
KR100392038B1
KR100392038B1 KR10-2001-0008964A KR20010008964A KR100392038B1 KR 100392038 B1 KR100392038 B1 KR 100392038B1 KR 20010008964 A KR20010008964 A KR 20010008964A KR 100392038 B1 KR100392038 B1 KR 100392038B1
Authority
KR
South Korea
Prior art keywords
input
circuit
signal
logic
capacitance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR10-2001-0008964A
Other languages
English (en)
Korean (ko)
Other versions
KR20010083242A (ko
Inventor
고우사이소우헤이
하마다모또쯔구
구로다다다히로
Original Assignee
가부시끼가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시끼가이샤 도시바 filed Critical 가부시끼가이샤 도시바
Publication of KR20010083242A publication Critical patent/KR20010083242A/ko
Application granted granted Critical
Publication of KR100392038B1 publication Critical patent/KR100392038B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0005—Modifications of input or output impedance

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
KR10-2001-0008964A 2000-02-22 2001-02-22 반도체 집적 회로 장치 Expired - Fee Related KR100392038B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000044307A JP3901906B2 (ja) 2000-02-22 2000-02-22 半導体集積回路装置
JP2000-044307 2000-02-22

Publications (2)

Publication Number Publication Date
KR20010083242A KR20010083242A (ko) 2001-08-31
KR100392038B1 true KR100392038B1 (ko) 2003-07-23

Family

ID=18567085

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2001-0008964A Expired - Fee Related KR100392038B1 (ko) 2000-02-22 2001-02-22 반도체 집적 회로 장치

Country Status (4)

Country Link
US (1) US6476639B2 (enExample)
JP (1) JP3901906B2 (enExample)
KR (1) KR100392038B1 (enExample)
TW (1) TW483116B (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7006962B1 (en) * 2001-11-29 2006-02-28 Lsi Logic Corporation Distributed delay prediction of multi-million gate deep sub-micron ASIC designs
US9638743B2 (en) * 2014-01-16 2017-05-02 Qualcomm Incorporated State-dependent capacitance estimation
CN115685626B (zh) 2016-11-18 2025-10-28 奇跃公司 用于重定向具有宽入射角范围的光的多层液晶衍射光栅
WO2018175343A1 (en) 2017-03-21 2018-09-27 Magic Leap, Inc. Eye-imaging apparatus using diffractive optical elements

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6342090A (ja) * 1986-08-07 1988-02-23 Fujitsu Ltd ユニバーサルジョイント
US5391941A (en) * 1993-09-23 1995-02-21 Cypress Semiconductor Corporation Decoder circuitry with balanced propagation delay and minimized input capacitance
US5793551A (en) * 1995-06-07 1998-08-11 Vtc Inc. Amplifier having a differential input capacitance cancellation circuit
JP3178371B2 (ja) 1997-05-06 2001-06-18 日本電気株式会社 半導体集積回路の設計方法

Also Published As

Publication number Publication date
KR20010083242A (ko) 2001-08-31
JP2001237691A (ja) 2001-08-31
US6476639B2 (en) 2002-11-05
TW483116B (en) 2002-04-11
US20010015658A1 (en) 2001-08-23
JP3901906B2 (ja) 2007-04-04

Similar Documents

Publication Publication Date Title
KR100709534B1 (ko) 지연 회로, 지연 회로를 포함하는 반도체 집적 회로 장치및 지연 방법
US5224065A (en) Arithmetic operation unit having bit inversion function
US6081153A (en) Latch circuit and flip-flop circuit having voltage level converting function
KR19980024776A (ko) 동기형 반도체논리회로
US6861877B2 (en) Circuit to independently adjust rise and fall edge timing of a signal
JPH04219012A (ja) 半導体集積回路
US6975151B2 (en) Latch circuit having reduced input/output load memory and semiconductor chip
KR100392038B1 (ko) 반도체 집적 회로 장치
US5027312A (en) Carry-select adder
JP2004064557A (ja) フリップフロップ回路およびシフトレジスタ
US11271549B2 (en) Semiconductor device for controlling voltage at an input node of a circuit during a low power mode
KR100311973B1 (ko) 로직 인터페이스 회로 및 이를 이용한 반도체 메모리 장치
KR100324937B1 (ko) 반도체 메모리 장치의 데이타 레지스터 회로
JP2007124343A (ja) データ保持回路
US4912666A (en) Pseudo-random noise code generating circuit
KR100429887B1 (ko) 페치 신호와 복수개의 데이터간의 부하 차이를 최소화하는반도체 장치의 데이터 입력 회로
US6646465B2 (en) Programmable logic device including bi-directional shift register
JP4713130B2 (ja) スキャン付きフリップフロップ、半導体装置及び半導体装置の製造方法
KR101005265B1 (ko) 레이스 컨디션 문제를 묵인하는 디지털 회로
KR100357675B1 (ko) 위상 시프트 동기 회로
US11239832B1 (en) Low-skew complementary signal generator
JP2005210683A5 (enExample)
KR100304280B1 (ko) 반도체소자의파이프라인장치
US20030160289A1 (en) Data input circuit for reducing loading difference between fetch signal and multiple data in semiconductor device
JP2003100083A (ja) メモリ装置

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20110617

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20120708

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20120708

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000