KR100376002B1 - 디지털 데이터의 노이즈 제거장치 및 데이터 기억장치 - Google Patents

디지털 데이터의 노이즈 제거장치 및 데이터 기억장치 Download PDF

Info

Publication number
KR100376002B1
KR100376002B1 KR10-2000-0039887A KR20000039887A KR100376002B1 KR 100376002 B1 KR100376002 B1 KR 100376002B1 KR 20000039887 A KR20000039887 A KR 20000039887A KR 100376002 B1 KR100376002 B1 KR 100376002B1
Authority
KR
South Korea
Prior art keywords
voltage level
flop
data
flip
terminal
Prior art date
Application number
KR10-2000-0039887A
Other languages
English (en)
Korean (ko)
Other versions
KR20010029932A (ko
Inventor
마사카츠 사카이
다카유키 혼다
Original Assignee
티아크 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 티아크 가부시키가이샤 filed Critical 티아크 가부시키가이샤
Publication of KR20010029932A publication Critical patent/KR20010029932A/ko
Application granted granted Critical
Publication of KR100376002B1 publication Critical patent/KR100376002B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/24—Signal processing not specific to the method of recording or reproducing; Circuits therefor for reducing noise
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/125—Discriminating pulses
    • H03K5/1252—Suppression or limitation of noise or interference
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015—Layout of the delay element
    • H03K2005/00234—Layout of the delay element using circuits having two logic levels
    • H03K2005/00247—Layout of the delay element using circuits having two logic levels using counters

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Digital Magnetic Recording (AREA)
  • Manipulation Of Pulses (AREA)
KR10-2000-0039887A 1999-07-14 2000-07-12 디지털 데이터의 노이즈 제거장치 및 데이터 기억장치 KR100376002B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP20089399 1999-07-14
JP1999-200893 1999-07-14

Publications (2)

Publication Number Publication Date
KR20010029932A KR20010029932A (ko) 2001-04-16
KR100376002B1 true KR100376002B1 (ko) 2003-03-15

Family

ID=16432016

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2000-0039887A KR100376002B1 (ko) 1999-07-14 2000-07-12 디지털 데이터의 노이즈 제거장치 및 데이터 기억장치

Country Status (4)

Country Link
KR (1) KR100376002B1 (de)
CN (1) CN1281224A (de)
DE (1) DE10034305A1 (de)
TW (1) TW472456B (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6914951B2 (en) * 2001-07-24 2005-07-05 Hewlett-Packard Development Company, L.P. Method and apparatus for a digital logic input signal noise filter
JP2004134002A (ja) * 2002-10-10 2004-04-30 Sony Corp ディスクドライブ装置、プリピット検出方法
US7049813B2 (en) * 2004-01-09 2006-05-23 Hr Textron Inc. Motor state counting
CN100464501C (zh) * 2006-09-12 2009-02-25 北京中星微电子有限公司 一种去除信号中毛刺的方法及其装置

Also Published As

Publication number Publication date
DE10034305A1 (de) 2001-02-08
CN1281224A (zh) 2001-01-24
TW472456B (en) 2002-01-11
KR20010029932A (ko) 2001-04-16

Similar Documents

Publication Publication Date Title
US5923676A (en) Bist architecture for measurement of integrated circuit delays
US5632680A (en) Method and apparatus for controlling a computer game
US7710105B2 (en) Circuit reset testing methods
KR100376002B1 (ko) 디지털 데이터의 노이즈 제거장치 및 데이터 기억장치
US5898702A (en) Mutual exclusivity circuit for use in test pattern application scan architecture circuits
US6049358A (en) Counter control circuit for controlling counter having a pulse period measuring function
JPS63268312A (ja) 電流サージ制御集積回路
US20040218459A1 (en) Oscillation based access time measurement
US6526536B1 (en) Apparatus within an integrated circuit for preventing the integrated circuit from erroneously entering a test mode operation
US6952316B2 (en) Open head detection circuit and method in a voltage or current mode driver
JPH0342810B2 (de)
JP2001084700A (ja) ディジタルデータのノイズ除去装置及びデータ記憶装置
US5732047A (en) Timing comparator circuit for use in device testing apparatus
JPS6066517A (ja) クロック切換回路
KR19980065071U (ko) 집적 회로가 오류로 검사 모드 동작으로 들어가는 것을방지하는 장치
US5734662A (en) Period generating device
US6067647A (en) Method and apparatus for inserting an error signal onto a bidirectional signal line
US6577169B1 (en) Clock selection circuit for eliminating short clock signal generated when switching clock signals produced by one clock generator to another clock generator
JPH11312078A (ja) 乱数発生回路を有する半導体装置
JPH10239397A (ja) Ｉｃ試験装置
JPH117461A (ja) 論理シミュレーション方法およびテストパターン生成装置
KR19990053199A (ko) 테스트를 위한 고속 싱크로너스 메모리 소자
JPH04102353A (ja) 大規模半導体集積回路
JP2606529B2 (ja) ディスク装置
JP2599759B2 (ja) フリップフロップテスト方式

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee