KR100327592B1 - 웨이퍼 에이지의 패턴 구조 및 그의 형성방법 - Google Patents
웨이퍼 에이지의 패턴 구조 및 그의 형성방법 Download PDFInfo
- Publication number
- KR100327592B1 KR100327592B1 KR1019990065200A KR19990065200A KR100327592B1 KR 100327592 B1 KR100327592 B1 KR 100327592B1 KR 1019990065200 A KR1019990065200 A KR 1019990065200A KR 19990065200 A KR19990065200 A KR 19990065200A KR 100327592 B1 KR100327592 B1 KR 100327592B1
- Authority
- KR
- South Korea
- Prior art keywords
- wafer
- dummy pattern
- cmp
- metal layer
- pattern
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 21
- 238000007517 polishing process Methods 0.000 claims abstract description 14
- 229910052751 metal Inorganic materials 0.000 claims description 24
- 239000002184 metal Substances 0.000 claims description 24
- 239000010410 layer Substances 0.000 claims description 22
- 239000011229 interlayer Substances 0.000 claims description 11
- 238000010030 laminating Methods 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 6
- 229920005591 polysilicon Polymers 0.000 claims description 6
- 238000000206 photolithography Methods 0.000 claims description 3
- 229920002120 photoresistant polymer Polymers 0.000 claims description 3
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 claims description 3
- 229910021342 tungsten silicide Inorganic materials 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 2
- 230000001678 irradiating effect Effects 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- 239000004065 semiconductor Substances 0.000 description 6
- 238000005498 polishing Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 244000137852 Petrea volubilis Species 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000032683 aging Effects 0.000 description 1
- 239000011324 bead Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000009751 slip forming Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/20—Exposure; Apparatus therefor
- G03F7/2022—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure
- G03F7/2026—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure for the removal of unwanted material, e.g. image or background correction
- G03F7/2028—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure for the removal of unwanted material, e.g. image or background correction of an edge bead on wafers
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (3)
- 메탈마스크패턴을 형성하는 웨이퍼에 있어서,상기 웨이퍼의 에지부에 환상으로 레이저이비알부와 포토이비알부에 의하여 격리되도록 CMP 더미패턴을 형성하여 이루어진 것을 특징으로 하는 웨이퍼 에이지의 패턴 구조.
- 웨이퍼의 에이지 부위에 포토이비알부를 제외한 부위에 절연층을 적층한 후, 상기 결과물 상에 연속하여 메탈층을 적층하는 단계와;상기 결과물 상에 감광막을 적층한 후, 포토리소그라피공정을으로 포토이비알부를 형성하는 단계와;상기 단계 후에 CMP더미패턴이 형성될 부위에 레이저빔을 조사하여 상기 감광막에 노출부위를 형성하는 단계와;상기 단계 후에 감광막의 노출부위를 통하여 메탈층을 식각하여 레이저이비알부를 형성하여 메탈층을 메탈마스크패턴과 더미패턴으로 분리하는 단계와;상기 결과물 상에 층간절연막을 적층하여 CMP연마공정을 진행하는 단계를 포함하여 이루어진 것을 특징으로 하는 웨이퍼 에이지의 더미패턴 형성방법.
- 제 1 항에 있어서, 상기 메탈층은, 폴리실리콘, 도핑된 폴리실리콘, 텅스텐실리사이드 또는 살리사이드 중에 어느 하나를 선택하여 사용하는 것을 특징으로 하는 웨이퍼 에이지의 더미패턴 형성방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990065200A KR100327592B1 (ko) | 1999-12-29 | 1999-12-29 | 웨이퍼 에이지의 패턴 구조 및 그의 형성방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990065200A KR100327592B1 (ko) | 1999-12-29 | 1999-12-29 | 웨이퍼 에이지의 패턴 구조 및 그의 형성방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010065327A KR20010065327A (ko) | 2001-07-11 |
KR100327592B1 true KR100327592B1 (ko) | 2002-03-15 |
Family
ID=19632404
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019990065200A KR100327592B1 (ko) | 1999-12-29 | 1999-12-29 | 웨이퍼 에이지의 패턴 구조 및 그의 형성방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100327592B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100688700B1 (ko) * | 2005-12-26 | 2007-03-02 | 동부일렉트로닉스 주식회사 | 반도체 소자 제조 방법 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0637012A (ja) * | 1992-07-20 | 1994-02-10 | Mitsubishi Electric Corp | 周辺露光によるパターン形成方法 |
US5783482A (en) * | 1997-09-12 | 1998-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method to prevent oxide peeling induced by sog etchback on the wafer edge |
JPH1197346A (ja) * | 1997-07-10 | 1999-04-09 | Lucent Technol Inc | 半導体ウエハの製造 |
KR19990055784A (ko) * | 1997-12-27 | 1999-07-15 | 김영환 | 반도체 소자의 제조방법 |
KR19990060827A (ko) * | 1997-12-31 | 1999-07-26 | 김영환 | 반도체 소자의 스핀 온 글라스막 형성 방법 |
-
1999
- 1999-12-29 KR KR1019990065200A patent/KR100327592B1/ko active IP Right Grant
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0637012A (ja) * | 1992-07-20 | 1994-02-10 | Mitsubishi Electric Corp | 周辺露光によるパターン形成方法 |
JPH1197346A (ja) * | 1997-07-10 | 1999-04-09 | Lucent Technol Inc | 半導体ウエハの製造 |
US5783482A (en) * | 1997-09-12 | 1998-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method to prevent oxide peeling induced by sog etchback on the wafer edge |
KR19990055784A (ko) * | 1997-12-27 | 1999-07-15 | 김영환 | 반도체 소자의 제조방법 |
KR19990060827A (ko) * | 1997-12-31 | 1999-07-26 | 김영환 | 반도체 소자의 스핀 온 글라스막 형성 방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20010065327A (ko) | 2001-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100354440B1 (ko) | 반도체 장치의 패턴 형성 방법 | |
JP2002217170A (ja) | 微細パターンの形成方法、半導体装置の製造方法および半導体装置 | |
US12009212B2 (en) | Semiconductor device with reduced critical dimensions | |
JP3415551B2 (ja) | 半導体装置の製造方法 | |
US20090170310A1 (en) | Method of forming a metal line of a semiconductor device | |
US20090227110A1 (en) | Method of Forming Mask Pattern | |
US8110507B2 (en) | Method for patterning an active region in a semiconductor device using a space patterning process | |
KR100327592B1 (ko) | 웨이퍼 에이지의 패턴 구조 및 그의 형성방법 | |
JP2007027681A (ja) | 半導体素子の製造方法 | |
US5902133A (en) | Method of forming a narrow polysilicon gate with i-line lithography | |
US5512500A (en) | Method of fabricating semiconductor device | |
KR20100078947A (ko) | 반도체 소자의 제조방법 | |
US7087533B2 (en) | Method for fabricating semiconductor device | |
US7029998B2 (en) | Formation method of gate electrode in a semiconductor process | |
KR100939168B1 (ko) | 반도체 소자의 패턴 형성 방법 | |
US8057987B2 (en) | Patterning method of semiconductor device | |
US10290543B1 (en) | Method for manufacturing semiconductor device | |
KR100681679B1 (ko) | 반도체 소자 제조 방법 | |
JP2743895B2 (ja) | 半導体装置の製造方法 | |
KR100431527B1 (ko) | 반도체 웨이퍼 최외각 영역에 더미패턴을 포함하는반도체장치의 형성방법 | |
KR100944344B1 (ko) | 반도체소자의 제조방법 | |
KR0139575B1 (ko) | 반도체 소자 제조방법 | |
KR100868634B1 (ko) | 반도체 소자 및 반도체 소자의 제조 방법 | |
KR100427718B1 (ko) | 반도체 소자의 제조 방법 | |
TWI294652B (en) | Method for forming a gate structure and a conductive line structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130122 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20140116 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20150116 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20160119 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20170117 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20180116 Year of fee payment: 17 |
|
FPAY | Annual fee payment |
Payment date: 20190117 Year of fee payment: 18 |