KR100326910B1 - 반도체장치의제조방법 - Google Patents
반도체장치의제조방법 Download PDFInfo
- Publication number
- KR100326910B1 KR100326910B1 KR1019980042539A KR19980042539A KR100326910B1 KR 100326910 B1 KR100326910 B1 KR 100326910B1 KR 1019980042539 A KR1019980042539 A KR 1019980042539A KR 19980042539 A KR19980042539 A KR 19980042539A KR 100326910 B1 KR100326910 B1 KR 100326910B1
- Authority
- KR
- South Korea
- Prior art keywords
- film
- amorphous
- region
- dielectric film
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/682—Capacitors having no potential barriers having dielectrics comprising perovskite structures
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP285715 | 1997-10-17 | ||
| JP28571597A JP3979711B2 (ja) | 1997-10-17 | 1997-10-17 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR19990037030A KR19990037030A (ko) | 1999-05-25 |
| KR100326910B1 true KR100326910B1 (ko) | 2002-09-05 |
Family
ID=17695096
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019980042539A Expired - Fee Related KR100326910B1 (ko) | 1997-10-17 | 1998-10-12 | 반도체장치의제조방법 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5940677A (enExample) |
| JP (1) | JP3979711B2 (enExample) |
| KR (1) | KR100326910B1 (enExample) |
| CN (1) | CN1146982C (enExample) |
| TW (1) | TW383487B (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6258655B1 (en) * | 1999-03-01 | 2001-07-10 | Micron Technology, Inc. | Method for improving the resistance degradation of thin film capacitors |
| US20050191765A1 (en) * | 2000-08-04 | 2005-09-01 | Cem Basceri | Thin film capacitor with substantially homogenous stoichiometry |
| US6617266B2 (en) | 2001-04-12 | 2003-09-09 | Applied Materials, Inc. | Barium strontium titanate annealing process |
| US6593181B2 (en) * | 2001-04-20 | 2003-07-15 | International Business Machines Corporation | Tailored insulator properties for devices |
| KR20030013123A (ko) * | 2001-08-07 | 2003-02-14 | 삼성전자주식회사 | 커패시터를 갖는 반도체 장치 및 그의 제조 방법 |
| KR20030057204A (ko) * | 2001-12-28 | 2003-07-04 | 동부전자 주식회사 | 절연막의 습식식각 또는 화학적 건식식각을 이용한 반도체커패시터 제조방법 |
| JP3621695B2 (ja) | 2002-07-29 | 2005-02-16 | 株式会社東芝 | 半導体装置及び素子形成用基板 |
| US6734057B2 (en) * | 2002-09-27 | 2004-05-11 | Infineon Technologies Ag | Method of patterning capacitors and capacitors made thereby |
| US6784478B2 (en) * | 2002-09-30 | 2004-08-31 | Agere Systems Inc. | Junction capacitor structure and fabrication method therefor in a dual damascene process |
| US7553755B2 (en) * | 2006-01-18 | 2009-06-30 | Macronix International Co., Ltd. | Method for symmetric deposition of metal layer |
| CN102403227B (zh) * | 2010-09-17 | 2013-10-23 | 中芯国际集成电路制造(北京)有限公司 | 台阶状硅锗源/漏结构的制造方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0516031A1 (en) * | 1991-05-29 | 1992-12-02 | Ramtron International Corporation | Stacked ferroelectric memory cell and method |
| JPH0750395A (ja) * | 1993-08-06 | 1995-02-21 | Hitachi Ltd | 半導体記憶装置およびその製造方法 |
| US5555486A (en) * | 1994-12-29 | 1996-09-10 | North Carolina State University | Hybrid metal/metal oxide electrodes for ferroelectric capacitors |
-
1997
- 1997-10-17 JP JP28571597A patent/JP3979711B2/ja not_active Expired - Fee Related
-
1998
- 1998-05-19 US US09/081,562 patent/US5940677A/en not_active Expired - Lifetime
- 1998-05-20 TW TW087107785A patent/TW383487B/zh not_active IP Right Cessation
- 1998-07-31 CN CNB981167616A patent/CN1146982C/zh not_active Expired - Fee Related
- 1998-10-12 KR KR1019980042539A patent/KR100326910B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP3979711B2 (ja) | 2007-09-19 |
| JPH11121695A (ja) | 1999-04-30 |
| TW383487B (en) | 2000-03-01 |
| CN1215228A (zh) | 1999-04-28 |
| US5940677A (en) | 1999-08-17 |
| KR19990037030A (ko) | 1999-05-25 |
| CN1146982C (zh) | 2004-04-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6338994B1 (en) | Semiconductor device and method of fabricating thereof | |
| US5736449A (en) | Semiconductor memory device having improved isolation between electrodes, and process for fabricating the same | |
| US6432767B2 (en) | Method of fabricating semiconductor device | |
| KR19990023091A (ko) | 반도체장치와 그 제조방법 | |
| KR100326910B1 (ko) | 반도체장치의제조방법 | |
| KR100458084B1 (ko) | 누설전류가 감소된 하부전극을 갖는 강유전체 커패시터 형성 방법 | |
| KR100436059B1 (ko) | 강유전체 캐패시터 형성 방법 | |
| US6025248A (en) | Methods of forming capacitor electrodes including a capacitor electrode etch | |
| KR100474589B1 (ko) | 캐패시터제조방법 | |
| KR0154195B1 (ko) | 반도체 소자의 전하저장전극 형성방법 | |
| KR0159013B1 (ko) | 반도체소자의 캐패시터 형성방법 | |
| KR100364793B1 (ko) | 반도체 소자의 박막 결정화 방법 | |
| KR20010062498A (ko) | 퍼로브스카이트 구조의 유전막을 갖는 커패시터의제조방법 및 그 제조장치 | |
| KR100265333B1 (ko) | 반도체 장치의 고유전체 캐패시터 제조방법 | |
| KR100390940B1 (ko) | 반도체 소자의 캐패시터 제조 방법 | |
| KR100331781B1 (ko) | 반도체 소자의 캐패시터 형성 방법 | |
| JPH02288368A (ja) | 半導体装置の製造方法 | |
| KR20030039893A (ko) | 반도체 소자의 캐패시터 및 그 제조방법 | |
| KR100380269B1 (ko) | 반도체 소자의 캐패시터 제조방법 | |
| KR100668737B1 (ko) | 반도체 장치의 커패시터 제조방법 | |
| KR19990004900A (ko) | 반도체 장치의 캐패시터 제조 방법 | |
| KR100219510B1 (ko) | 에프 램(fram) 셀의 제조방법 | |
| KR19980060530A (ko) | 반도체 소자의 캐패시터 제조방법 | |
| KR20010106713A (ko) | 캐패시터 제조 방법 | |
| KR20020037804A (ko) | 반도체 소자의 캐패시터 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| G170 | Re-publication after modification of scope of protection [patent] | ||
| PG1701 | Publication of correction |
St.27 status event code: A-5-5-P10-P19-oth-PG1701 Patent document republication publication date: 20030215 Republication note text: Request for Correction Notice Gazette number: 1003269100000 Gazette reference publication date: 20020905 |
|
| G170 | Re-publication after modification of scope of protection [patent] | ||
| PG1701 | Publication of correction |
St.27 status event code: A-5-5-P10-P19-oth-PG1701 Patent document republication publication date: 20030418 Republication note text: Correction Notice Gazette number: 1003269100000 Gazette reference publication date: 20020905 |
|
| FPAY | Annual fee payment |
Payment date: 20050204 Year of fee payment: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20060221 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20060221 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |