JPWO2024053217A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024053217A5 JPWO2024053217A5 JP2024545456A JP2024545456A JPWO2024053217A5 JP WO2024053217 A5 JPWO2024053217 A5 JP WO2024053217A5 JP 2024545456 A JP2024545456 A JP 2024545456A JP 2024545456 A JP2024545456 A JP 2024545456A JP WO2024053217 A5 JPWO2024053217 A5 JP WO2024053217A5
- Authority
- JP
- Japan
- Prior art keywords
- level
- input signal
- control input
- output transistor
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022143092 | 2022-09-08 | ||
| PCT/JP2023/023589 WO2024053217A1 (ja) | 2022-09-08 | 2023-06-26 | 信号送信装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2024053217A1 JPWO2024053217A1 (https=) | 2024-03-14 |
| JPWO2024053217A5 true JPWO2024053217A5 (https=) | 2025-05-21 |
Family
ID=90192326
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024545456A Pending JPWO2024053217A1 (https=) | 2022-09-08 | 2023-06-26 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20250240017A1 (https=) |
| JP (1) | JPWO2024053217A1 (https=) |
| WO (1) | WO2024053217A1 (https=) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1098363A (ja) * | 1996-09-19 | 1998-04-14 | Yamaha Corp | 出力バッファ回路 |
| JP3636910B2 (ja) * | 1998-11-24 | 2005-04-06 | 日本電気エンジニアリング株式会社 | ラインドライバ回路 |
| JP5491969B2 (ja) * | 2010-05-31 | 2014-05-14 | ローム株式会社 | トランスミッタ、インタフェイス装置、車載通信システム |
| JP2017200103A (ja) * | 2016-04-28 | 2017-11-02 | ローム株式会社 | 信号処理装置及びバス通信システム |
-
2023
- 2023-06-26 WO PCT/JP2023/023589 patent/WO2024053217A1/ja not_active Ceased
- 2023-06-26 JP JP2024545456A patent/JPWO2024053217A1/ja active Pending
-
2025
- 2025-03-07 US US19/073,761 patent/US20250240017A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2541585B2 (ja) | リセット信号発生回路 | |
| CN100593905C (zh) | Zq定标电路和具有它的半导体装置 | |
| US6784705B2 (en) | Power on reset circuit | |
| JP5823717B2 (ja) | ボルテージレギュレータ | |
| JP4830218B2 (ja) | 駆動信号供給回路 | |
| US10727730B2 (en) | Increasing efficiency of a switched mode power converter | |
| CN111740727B (zh) | Mos驱动电路和集成电路芯片 | |
| TWI530071B (zh) | Dc/dc轉換器 | |
| US4894560A (en) | Dual-slope waveform generation circuit | |
| US20120229189A1 (en) | High speed level shifters and method of operation | |
| EP0481698A2 (en) | Tri-state circuit | |
| US20050237085A1 (en) | Output buffer circuit | |
| JPWO2024053217A5 (https=) | ||
| JPWO2012042942A1 (ja) | Dc−dcコンバータ | |
| CN209748516U (zh) | 一种开关电源至少二级启动时序控制电路 | |
| EP3736984A1 (en) | A driving circuit and an under-voltage lockout circuit of a power circuit | |
| TWI654515B (zh) | 數位穩壓器 | |
| US8456211B2 (en) | Slew rate control circuit and method thereof and slew rate control device | |
| JPWO2024053216A5 (https=) | ||
| US6292027B1 (en) | Fast low-power logic gates and method for evaluating logic signals | |
| CA1196065A (en) | Clock circuit | |
| JPWO2024053215A5 (https=) | ||
| TWI614991B (zh) | 驅動電路、轉換器及驅動方法 | |
| CN116827329A (zh) | 一种Limphome控制电路、控制装置及车辆 | |
| JP2009147784A (ja) | 半導体素子の駆動回路 |