JPWO2024029398A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024029398A5 JPWO2024029398A5 JP2024538949A JP2024538949A JPWO2024029398A5 JP WO2024029398 A5 JPWO2024029398 A5 JP WO2024029398A5 JP 2024538949 A JP2024538949 A JP 2024538949A JP 2024538949 A JP2024538949 A JP 2024538949A JP WO2024029398 A5 JPWO2024029398 A5 JP WO2024029398A5
- Authority
- JP
- Japan
- Prior art keywords
- gate
- perimeter
- semiconductor device
- finger
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022122690 | 2022-08-01 | ||
| PCT/JP2023/027163 WO2024029398A1 (ja) | 2022-08-01 | 2023-07-25 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2024029398A1 JPWO2024029398A1 (https=) | 2024-02-08 |
| JPWO2024029398A5 true JPWO2024029398A5 (https=) | 2025-04-14 |
Family
ID=89848983
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024538949A Pending JPWO2024029398A1 (https=) | 2022-08-01 | 2023-07-25 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPWO2024029398A1 (https=) |
| WO (1) | WO2024029398A1 (https=) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9608130B2 (en) * | 2011-12-27 | 2017-03-28 | Maxim Integrated Products, Inc. | Semiconductor device having trench capacitor structure integrated therein |
| JP2014003191A (ja) * | 2012-06-20 | 2014-01-09 | Hitachi Ltd | 半導体装置 |
| JP6844147B2 (ja) * | 2016-02-12 | 2021-03-17 | 富士電機株式会社 | 半導体装置 |
| JP7026314B2 (ja) * | 2018-02-07 | 2022-02-28 | パナソニックIpマネジメント株式会社 | 炭化珪素半導体装置 |
-
2023
- 2023-07-25 WO PCT/JP2023/027163 patent/WO2024029398A1/ja not_active Ceased
- 2023-07-25 JP JP2024538949A patent/JPWO2024029398A1/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7618775B2 (ja) | 半導体装置およびモジュール | |
| JP2025186396A5 (https=) | ||
| JP2023086746A5 (https=) | ||
| JP6348703B2 (ja) | 半導体装置及びその製造方法 | |
| JP2013153189A5 (https=) | ||
| JP2016092411A5 (https=) | ||
| JP2020043237A5 (https=) | ||
| CN118099190A (zh) | 半导体装置 | |
| KR920020714A (ko) | 반도체집적회로장치 | |
| JP2021048337A5 (https=) | ||
| JPWO2021070366A5 (https=) | ||
| JPWO2023176118A5 (https=) | ||
| JP2018006648A (ja) | 半導体装置 | |
| WO2019015308A1 (zh) | 阵列基板和显示装置 | |
| JPWO2022264694A5 (https=) | ||
| JPWO2022102273A5 (https=) | ||
| JPWO2024029398A5 (https=) | ||
| JP2021048168A5 (https=) | ||
| JPWO2023042617A5 (https=) | ||
| JPWO2024143378A5 (https=) | ||
| JPWO2024053267A5 (https=) | ||
| JP2020008742A5 (https=) | ||
| KR20180016330A (ko) | 박막 트랜지스터, 게이트 드라이브 온 어레이 및 이를 갖는 디스플레이 장치, 및 그 제조 방법 | |
| JP2018186233A5 (https=) | ||
| JPWO2024150368A5 (https=) |