JPWO2023145799A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2023145799A5
JPWO2023145799A5 JP2023576962A JP2023576962A JPWO2023145799A5 JP WO2023145799 A5 JPWO2023145799 A5 JP WO2023145799A5 JP 2023576962 A JP2023576962 A JP 2023576962A JP 2023576962 A JP2023576962 A JP 2023576962A JP WO2023145799 A5 JPWO2023145799 A5 JP WO2023145799A5
Authority
JP
Japan
Prior art keywords
light
nitride semiconductor
manufacturing
semiconductor substrate
condition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2023576962A
Other languages
English (en)
Japanese (ja)
Other versions
JP7745660B2 (ja
JPWO2023145799A1 (https=
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2023/002374 external-priority patent/WO2023145799A1/ja
Publication of JPWO2023145799A1 publication Critical patent/JPWO2023145799A1/ja
Publication of JPWO2023145799A5 publication Critical patent/JPWO2023145799A5/ja
Application granted granted Critical
Publication of JP7745660B2 publication Critical patent/JP7745660B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2023576962A 2022-01-27 2023-01-26 半導体基板の製造方法、半導体基板の製造装置 Active JP7745660B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022011293 2022-01-27
JP2022011293 2022-01-27
PCT/JP2023/002374 WO2023145799A1 (ja) 2022-01-27 2023-01-26 半導体基板の製造方法および製造装置、並びに制御装置

Publications (3)

Publication Number Publication Date
JPWO2023145799A1 JPWO2023145799A1 (https=) 2023-08-03
JPWO2023145799A5 true JPWO2023145799A5 (https=) 2024-10-04
JP7745660B2 JP7745660B2 (ja) 2025-09-29

Family

ID=87471545

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023576962A Active JP7745660B2 (ja) 2022-01-27 2023-01-26 半導体基板の製造方法、半導体基板の製造装置

Country Status (6)

Country Link
US (1) US20250118554A1 (https=)
EP (1) EP4471833A4 (https=)
JP (1) JP7745660B2 (https=)
KR (1) KR20240119154A (https=)
TW (1) TWI864562B (https=)
WO (1) WO2023145799A1 (https=)

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004273661A (ja) * 2003-03-07 2004-09-30 Sumitomo Chem Co Ltd 窒化ガリウム単結晶基板の製造方法
JP4571476B2 (ja) * 2004-10-18 2010-10-27 ローム株式会社 半導体装置の製造方法
TW200703463A (en) * 2005-05-31 2007-01-16 Univ California Defect reduction of non-polar and semi-polar III-nitrides with sidewall lateral epitaxial overgrowth (SLEO)
JP4885507B2 (ja) * 2005-10-05 2012-02-29 古河機械金属株式会社 Iii族窒化物半導体層の形成方法、iii族窒化物半導体基板の製造方法
CN102160145B (zh) * 2008-09-19 2013-08-21 台湾积体电路制造股份有限公司 通过外延层过成长的元件形成
EP2412006A1 (en) * 2009-02-05 2012-02-01 S.O.I.Tec Silicon on Insulator Technologies Epitaxial methods and structures for forming semiconductor materials
JP2013147383A (ja) * 2012-01-19 2013-08-01 Sharp Corp 窒化物半導体ウエハおよび窒化物半導体ウエハの製造方法
JP2013251304A (ja) 2012-05-30 2013-12-12 Furukawa Co Ltd 積層体および積層体の製造方法
EP2743966B1 (en) * 2012-12-14 2020-11-25 Seoul Viosys Co., Ltd. Epitaxial layer wafer having void for separating growth substrate therefrom and semiconductor device fabricated using the same
JP6068323B2 (ja) * 2013-12-05 2017-01-25 日本電信電話株式会社 化合物半導体の成長方法
EP4053881B1 (en) * 2019-10-29 2024-10-09 Kyocera Corporation Semiconductor element and method for producing semiconductor element

Similar Documents

Publication Publication Date Title
Lahreche et al. Growth of high-quality GaN by low-pressure metal-organic vapour phase epitaxy (LP-MOVPE) from 3D islands and lateral overgrowth
Vennéguès et al. Influence of in situ sapphire surface preparation and carrier gas on the growth mode of GaN in MOVPE
Kim et al. Two-step growth of high quality GaN using V/III ratio variation in the initial growth stage
DE102009022224B4 (de) Verfahren zur Herstellung von epitaxierten Siliciumscheiben
EP1682701A4 (en) GAN SUBSTRATE OF LARGE SURFACE WITH SIMILARLY LIGHTING DENSITY AND MANUFACTURING PROCESS THEREFOR
CN108155278B (zh) 氮化物半导体模板的制造方法、氮化物半导体模板及氮化物半导体器件
CN1140915C (zh) 获得大面积高质量GaN自支撑衬底的方法
CN102753737A (zh) 外延生长用内部改性衬底、带多层膜的内部改性衬底、半导体器件、半导体块状衬底以及它们的制造方法
DE102007027446A1 (de) Halbleitersubstrat auf Gruppe-III-V-Nitrid-Basis und lichtemittierende Vorrichtung auf Gruppe-III-V-Nitrid-Basis
JP2018093112A (ja) 窒化物半導体テンプレートの製造方法、窒化物半導体テンプレートおよび窒化物半導体デバイス
JP2022173200A (ja) 横方向に配向した低欠陥密度で大面積の金属窒化物アイランドのプラットフォームおよびその製造方法
JPWO2023145799A5 (https=)
TWI753134B (zh) Iii族氮化物半導體基板
US8529697B2 (en) Growth of nitride semiconductor crystals
Duan et al. Defect-related photoluminescence of gallium nitride/silicon nanoporous pillar array modulated by ammonia gas flow rate
US7732353B2 (en) Methods of forming a denuded zone in a semiconductor wafer using rapid laser annealing
JPWO2023182194A5 (https=)
Stoica et al. Two-dimensional arrays of self-organized Ge islands obtained by chemical vapor deposition on pre-patterned silicon substrates
Mrad et al. Controlled SOI nanopatterning for GaN pendeo-epitaxy
Li et al. Influence of growth rate in the early stage of high temperature GaN layer growth on quality of GaN films
Takeda et al. Large Area Epitaxial Lateral Overgrowth of Semipolar (1 (Formula Presented) 01) GaN Stripes on Patterned Si Substrates Prepared using Maskless Lithography
KR100278977B1 (ko) 레이저 장비
Liu et al. The influence of V/III ratio on GaN grown on patterned sapphire substrate with low temperature AlN buffer layer by hydride vapor phase epitaxy
KR20230149989A (ko) 질화갈륨 단결정 분리 방법
US20100090311A1 (en) Growth of low dislocation density group-III nitrides and related thin-film structures