JPWO2021130600A1 - - Google Patents
Info
- Publication number
- JPWO2021130600A1 JPWO2021130600A1 JP2021566379A JP2021566379A JPWO2021130600A1 JP WO2021130600 A1 JPWO2021130600 A1 JP WO2021130600A1 JP 2021566379 A JP2021566379 A JP 2021566379A JP 2021566379 A JP2021566379 A JP 2021566379A JP WO2021130600 A1 JPWO2021130600 A1 JP WO2021130600A1
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/70—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates the floating gate being an electrode shared by two or more components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
- H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
- H10D30/6733—Multi-gate TFTs
- H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
- H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/481—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D87/00—Integrated devices comprising both bulk components and either SOI or SOS components on the same substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H10P14/6336—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H10P14/6339—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
- H10P14/6516—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials
- H10P14/6529—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to a gas or vapour
- H10P14/6532—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to a gas or vapour by exposure to a plasma
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
- H10P14/668—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials
- H10P14/6681—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si
- H10P14/6682—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
- H10P14/69215—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material being a silicon oxide, e.g. SiO2
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2019239444 | 2019-12-27 | ||
| JP2019239444 | 2019-12-27 | ||
| JP2020005762 | 2020-01-17 | ||
| JP2020005762 | 2020-01-17 | ||
| PCT/IB2020/061920 WO2021130600A1 (ja) | 2019-12-27 | 2020-12-15 | 半導体装置、半導体装置の作製方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2021130600A1 true JPWO2021130600A1 (https=) | 2021-07-01 |
| JPWO2021130600A5 JPWO2021130600A5 (https=) | 2023-12-20 |
| JP7710994B2 JP7710994B2 (ja) | 2025-07-22 |
Family
ID=76575251
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021566379A Active JP7710994B2 (ja) | 2019-12-27 | 2020-12-15 | 半導体装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US12414284B2 (https=) |
| JP (1) | JP7710994B2 (https=) |
| KR (1) | KR20220120577A (https=) |
| CN (1) | CN114868255A (https=) |
| WO (1) | WO2021130600A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12295163B2 (en) | 2021-12-16 | 2025-05-06 | Asm Ip Holding B.V. | Formation of gate stacks comprising a threshold voltage tuning layer |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2017168839A (ja) * | 2016-03-11 | 2017-09-21 | 株式会社半導体エネルギー研究所 | 半導体装置、半導体ウエハ、モジュールおよび電子機器とその作製方法 |
| WO2019055317A1 (en) * | 2017-09-13 | 2019-03-21 | Lam Research Corporation | DIELECTRIC FILLING OF HIGH ASPECT RATIO ELEMENTS USING A SACRIFICIAL ETCH PROTECTION LAYER |
| JP2019087576A (ja) * | 2017-11-02 | 2019-06-06 | 東京エレクトロン株式会社 | 成膜装置、及び成膜方法 |
| WO2019171196A1 (ja) * | 2018-03-07 | 2019-09-12 | 株式会社半導体エネルギー研究所 | 半導体装置、および半導体装置の作製方法 |
Family Cites Families (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101473684B1 (ko) | 2009-12-25 | 2014-12-18 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 |
| KR101809105B1 (ko) | 2010-08-06 | 2017-12-14 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 집적 회로 |
| US8952377B2 (en) | 2011-07-08 | 2015-02-10 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
| KR101976212B1 (ko) | 2011-10-24 | 2019-05-07 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 반도체 장치의 제작 방법 |
| US8796682B2 (en) | 2011-11-11 | 2014-08-05 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a semiconductor device |
| US9431468B2 (en) | 2013-04-19 | 2016-08-30 | Joled Inc. | Thin-film semiconductor device, organic EL display device, and manufacturing methods thereof |
| CN111048509B (zh) | 2014-03-28 | 2023-12-01 | 株式会社半导体能源研究所 | 半导体装置 |
| JP2016001722A (ja) | 2014-04-08 | 2016-01-07 | 株式会社半導体エネルギー研究所 | 半導体装置及び該半導体装置を含む電子機器 |
| TWI652362B (zh) | 2014-10-28 | 2019-03-01 | 日商半導體能源研究所股份有限公司 | 氧化物及其製造方法 |
| CN113540130A (zh) | 2014-10-28 | 2021-10-22 | 株式会社半导体能源研究所 | 显示装置、显示装置的制造方法及电子设备 |
| KR102456654B1 (ko) | 2014-11-26 | 2022-10-18 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 표시 장치 및 전자 기기 |
| KR20210039507A (ko) | 2014-11-28 | 2021-04-09 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치, 모듈, 및 전자 기기 |
| JP6674764B2 (ja) | 2014-12-01 | 2020-04-01 | 株式会社半導体エネルギー研究所 | 表示パネルの作製方法 |
| KR102549926B1 (ko) | 2015-05-04 | 2023-06-29 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치, 반도체 장치의 제작 방법, 및 전자기기 |
| US10164120B2 (en) | 2015-05-28 | 2018-12-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
| KR102320483B1 (ko) | 2016-04-08 | 2021-11-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 그 제작 방법 |
| US10032918B2 (en) | 2016-04-22 | 2018-07-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
| JP6968567B2 (ja) | 2016-04-22 | 2021-11-17 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| KR20180134919A (ko) | 2016-04-22 | 2018-12-19 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 반도체 장치의 제작 방법 |
| WO2018051208A1 (en) | 2016-09-14 | 2018-03-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
| KR20190120299A (ko) | 2017-03-09 | 2019-10-23 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 반도체 장치의 제작 방법 |
| CN110402497B (zh) | 2017-03-29 | 2024-08-06 | 株式会社半导体能源研究所 | 半导体装置、半导体装置的制造方法 |
| JP7208891B2 (ja) | 2017-04-28 | 2023-01-19 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JPWO2019048983A1 (ja) | 2017-09-05 | 2020-10-15 | 株式会社半導体エネルギー研究所 | 半導体装置、および半導体装置の作製方法 |
| US11152513B2 (en) | 2017-09-05 | 2021-10-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
| US11088286B2 (en) | 2017-09-15 | 2021-08-10 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
| CN111615743A (zh) | 2018-01-25 | 2020-09-01 | 株式会社半导体能源研究所 | 半导体装置及半导体装置的制造方法 |
| US11508850B2 (en) | 2018-09-05 | 2022-11-22 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device |
| US12477837B2 (en) | 2019-10-11 | 2025-11-18 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
| JP7628956B2 (ja) * | 2019-11-01 | 2025-02-12 | 株式会社半導体エネルギー研究所 | 半導体装置 |
-
2020
- 2020-12-15 JP JP2021566379A patent/JP7710994B2/ja active Active
- 2020-12-15 KR KR1020227021362A patent/KR20220120577A/ko active Pending
- 2020-12-15 US US17/786,271 patent/US12414284B2/en active Active
- 2020-12-15 WO PCT/IB2020/061920 patent/WO2021130600A1/ja not_active Ceased
- 2020-12-15 CN CN202080090636.3A patent/CN114868255A/zh active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2017168839A (ja) * | 2016-03-11 | 2017-09-21 | 株式会社半導体エネルギー研究所 | 半導体装置、半導体ウエハ、モジュールおよび電子機器とその作製方法 |
| WO2019055317A1 (en) * | 2017-09-13 | 2019-03-21 | Lam Research Corporation | DIELECTRIC FILLING OF HIGH ASPECT RATIO ELEMENTS USING A SACRIFICIAL ETCH PROTECTION LAYER |
| JP2019087576A (ja) * | 2017-11-02 | 2019-06-06 | 東京エレクトロン株式会社 | 成膜装置、及び成膜方法 |
| WO2019171196A1 (ja) * | 2018-03-07 | 2019-09-12 | 株式会社半導体エネルギー研究所 | 半導体装置、および半導体装置の作製方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2021130600A1 (ja) | 2021-07-01 |
| US20230023720A1 (en) | 2023-01-26 |
| CN114868255A (zh) | 2022-08-05 |
| US12414284B2 (en) | 2025-09-09 |
| TW202139287A (zh) | 2021-10-16 |
| JP7710994B2 (ja) | 2025-07-22 |
| KR20220120577A (ko) | 2022-08-30 |
Similar Documents
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20231212 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20231212 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20241029 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20241224 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20250228 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20250325 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20250523 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20250610 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20250709 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7710994 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |