JPWO2020230665A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2020230665A5 JPWO2020230665A5 JP2021519379A JP2021519379A JPWO2020230665A5 JP WO2020230665 A5 JPWO2020230665 A5 JP WO2020230665A5 JP 2021519379 A JP2021519379 A JP 2021519379A JP 2021519379 A JP2021519379 A JP 2021519379A JP WO2020230665 A5 JPWO2020230665 A5 JP WO2020230665A5
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- local
- wiring
- power supply
- local wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 2
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2019090697 | 2019-05-13 | ||
| JP2019090697 | 2019-05-13 | ||
| PCT/JP2020/018392 WO2020230665A1 (ja) | 2019-05-13 | 2020-05-01 | 半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2020230665A1 JPWO2020230665A1 (https=) | 2020-11-19 |
| JPWO2020230665A5 true JPWO2020230665A5 (https=) | 2022-02-10 |
| JP7560746B2 JP7560746B2 (ja) | 2024-10-03 |
Family
ID=73290170
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021519379A Active JP7560746B2 (ja) | 2019-05-13 | 2020-05-01 | 半導体記憶装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (3) | US11881273B2 (https=) |
| JP (1) | JP7560746B2 (https=) |
| WO (1) | WO2020230665A1 (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020230665A1 (ja) * | 2019-05-13 | 2020-11-19 | 株式会社ソシオネクスト | 半導体記憶装置 |
| WO2023157724A1 (ja) * | 2022-02-16 | 2023-08-24 | 株式会社ソシオネクスト | 半導体記憶装置 |
| WO2024018875A1 (ja) * | 2022-07-21 | 2024-01-25 | 株式会社ソシオネクスト | 半導体記憶装置 |
| WO2026004616A1 (ja) * | 2024-06-27 | 2026-01-02 | 株式会社ソシオネクスト | 半導体記憶装置 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10335813B4 (de) * | 2003-08-05 | 2009-02-12 | Infineon Technologies Ag | IC-Chip mit Nanowires |
| US8654592B2 (en) * | 2007-06-12 | 2014-02-18 | Micron Technology, Inc. | Memory devices with isolation structures |
| JP4907563B2 (ja) * | 2008-01-16 | 2012-03-28 | パナソニック株式会社 | 半導体記憶装置 |
| US7715246B1 (en) * | 2008-06-27 | 2010-05-11 | Juhan Kim | Mask ROM with light bit line architecture |
| JP5073014B2 (ja) * | 2010-06-11 | 2012-11-14 | 株式会社東芝 | 半導体装置およびその製造方法 |
| US9400862B2 (en) * | 2014-06-23 | 2016-07-26 | Synopsys, Inc. | Cells having transistors and interconnects including nanowires or 2D material strips |
| TWI739879B (zh) | 2016-08-10 | 2021-09-21 | 日商東京威力科創股份有限公司 | 用於半導體裝置的延伸區域 |
| KR20180061478A (ko) | 2016-11-28 | 2018-06-08 | 삼성전자주식회사 | 반도체 소자 |
| WO2020230665A1 (ja) * | 2019-05-13 | 2020-11-19 | 株式会社ソシオネクスト | 半導体記憶装置 |
-
2020
- 2020-05-01 WO PCT/JP2020/018392 patent/WO2020230665A1/ja not_active Ceased
- 2020-05-01 JP JP2021519379A patent/JP7560746B2/ja active Active
-
2021
- 2021-11-11 US US17/524,535 patent/US11881273B2/en active Active
-
2023
- 2023-12-13 US US18/538,722 patent/US12277980B2/en active Active
-
2025
- 2025-03-18 US US19/082,854 patent/US20250239316A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPWO2020230665A5 (https=) | ||
| KR101719374B1 (ko) | 개선된 ｓｓｌ 및 ｂｌ 콘트래스트 레이아웃을 구비한 3ｄ 메모리 어레이 | |
| US10141326B1 (en) | Semiconductor memory device | |
| JPWO2020255655A5 (https=) | ||
| JP2025137641A5 (ja) | 半導体装置 | |
| JPWO2021125138A5 (https=) | ||
| JPH09270468A5 (ja) | 半導体装置及びマイクロプロセッサ | |
| JP2002208682A5 (https=) | ||
| US20140085979A1 (en) | Nonvolatile semiconductor memory device | |
| JPWO2021125094A5 (https=) | ||
| JP2008177565A5 (https=) | ||
| JPWO2020160169A5 (https=) | ||
| JP2005079314A5 (https=) | ||
| JP2020065022A (ja) | 半導体装置及び半導体記憶装置 | |
| JPWO2020170067A5 (https=) | ||
| JP2004517504A5 (https=) | ||
| WO2008024171A8 (en) | Dram transistor with recessed gates and methods of fabricating the same | |
| JPWO2020157558A5 (ja) | 記憶装置 | |
| JPH11297856A5 (https=) | ||
| JP2005142493A5 (https=) | ||
| JPWO2020255656A5 (https=) | ||
| JP2002231899A5 (ja) | 半導体不揮発性記憶装置 | |
| JP2008046619A5 (https=) | ||
| US9190150B2 (en) | Non-volatile memory device having 3D memory cell array with improved wordline and contact layout | |
| US20250227939A1 (en) | Mram memory cell layout for minimizing bitcell area |