JPWO2019064906A1 - 半導体デバイスの製造方法 - Google Patents

半導体デバイスの製造方法 Download PDF

Info

Publication number
JPWO2019064906A1
JPWO2019064906A1 JP2019544360A JP2019544360A JPWO2019064906A1 JP WO2019064906 A1 JPWO2019064906 A1 JP WO2019064906A1 JP 2019544360 A JP2019544360 A JP 2019544360A JP 2019544360 A JP2019544360 A JP 2019544360A JP WO2019064906 A1 JPWO2019064906 A1 JP WO2019064906A1
Authority
JP
Japan
Prior art keywords
manufacturing
semiconductor device
wafer
semiconductor wafer
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2019544360A
Other languages
English (en)
Japanese (ja)
Inventor
秀太郎 土持
秀太郎 土持
栄策 丹波
栄策 丹波
聡 池尾
聡 池尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Astemo Ltd
Original Assignee
Hitachi Automotive Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Automotive Systems Ltd filed Critical Hitachi Automotive Systems Ltd
Publication of JPWO2019064906A1 publication Critical patent/JPWO2019064906A1/ja
Ceased legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • H01L21/30608Anisotropic liquid etching
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00134Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems comprising flexible or deformable structures
    • B81C1/00158Diaphragms, membranes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01FMEASURING VOLUME, VOLUME FLOW, MASS FLOW OR LIQUID LEVEL; METERING BY VOLUME
    • G01F1/00Measuring the volume flow or mass flow of fluid or fluent solid material wherein the fluid passes through a meter in a continuous flow
    • G01F1/68Measuring the volume flow or mass flow of fluid or fluent solid material wherein the fluid passes through a meter in a continuous flow by using thermal effects
    • G01F1/684Structural arrangements; Mounting of elements, e.g. in relation to fluid flow
    • G01F1/688Structural arrangements; Mounting of elements, e.g. in relation to fluid flow using a particular type of heating, cooling or sensing element
    • G01F1/69Structural arrangements; Mounting of elements, e.g. in relation to fluid flow using a particular type of heating, cooling or sensing element of resistive type
    • G01F1/692Thin-film arrangements
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81BMICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2201/00Specific applications of microelectromechanical systems
    • B81B2201/02Sensors
    • B81B2201/0292Sensors not provided for in B81B2201/0207 - B81B2201/0285

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Fluid Mechanics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Weting (AREA)
  • Pressure Sensors (AREA)
  • Measuring Volume Flow (AREA)
  • Micromachines (AREA)
JP2019544360A 2017-09-28 2018-08-01 半導体デバイスの製造方法 Ceased JPWO2019064906A1 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2017187802 2017-09-28
JP2017187802 2017-09-28
PCT/JP2018/028793 WO2019064906A1 (ja) 2017-09-28 2018-08-01 半導体デバイスの製造方法

Publications (1)

Publication Number Publication Date
JPWO2019064906A1 true JPWO2019064906A1 (ja) 2020-04-02

Family

ID=65903809

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019544360A Ceased JPWO2019064906A1 (ja) 2017-09-28 2018-08-01 半導体デバイスの製造方法

Country Status (3)

Country Link
JP (1) JPWO2019064906A1 (de)
DE (1) DE112018005482T5 (de)
WO (1) WO2019064906A1 (de)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006013115A (ja) * 2004-06-25 2006-01-12 Seiko Epson Corp エッチング方法及び微細構造体の製造方法
JP2006303410A (ja) * 2005-03-25 2006-11-02 Fuji Electric Holdings Co Ltd 半導体装置およびその製造方法
JP2008135662A (ja) * 2006-11-29 2008-06-12 Nitto Denko Corp 粘着シートの貼付・剥離方法及び粘着シートの貼付装置並びに粘着シートの剥離装置
JP2008218919A (ja) * 2007-03-07 2008-09-18 Nec Electronics Corp 半導体ウエハの表面保護方法および表面保護構造
JP2010067782A (ja) * 2008-09-10 2010-03-25 Tokyo Seimitsu Co Ltd 表面保護フィルム剥離装置
JP2011124480A (ja) * 2009-12-14 2011-06-23 Nitto Denko Corp 粘着テープ剥離方法およびその装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006013115A (ja) * 2004-06-25 2006-01-12 Seiko Epson Corp エッチング方法及び微細構造体の製造方法
JP2006303410A (ja) * 2005-03-25 2006-11-02 Fuji Electric Holdings Co Ltd 半導体装置およびその製造方法
JP2008135662A (ja) * 2006-11-29 2008-06-12 Nitto Denko Corp 粘着シートの貼付・剥離方法及び粘着シートの貼付装置並びに粘着シートの剥離装置
JP2008218919A (ja) * 2007-03-07 2008-09-18 Nec Electronics Corp 半導体ウエハの表面保護方法および表面保護構造
JP2010067782A (ja) * 2008-09-10 2010-03-25 Tokyo Seimitsu Co Ltd 表面保護フィルム剥離装置
JP2011124480A (ja) * 2009-12-14 2011-06-23 Nitto Denko Corp 粘着テープ剥離方法およびその装置

Also Published As

Publication number Publication date
WO2019064906A1 (ja) 2019-04-04
DE112018005482T5 (de) 2020-10-15

Similar Documents

Publication Publication Date Title
JP2008078430A (ja) 電子部品の製造方法
JP5379377B2 (ja) 表面保護用シートおよび半導体ウエハの研削方法
JP2005340796A (ja) 半導体ウエハ表面保護フィルム及び該保護フィルムを用いる半導体ウエハの保護方法
JP2009188010A (ja) 脆質部材用支持体および脆質部材の処理方法
JP2003209073A (ja) 半導体ウエハの加工方法
JP4054219B2 (ja) 半導体ウェハ表面保護用粘着フィルム及び該粘着フィルムを用いる半導体ウェハ保護方法
JP2003338474A (ja) 脆質部材の加工方法
JP2000061785A (ja) 保護シート貼付半導体ウエハ及び半導体ウエハの研削方法
JP2005277037A (ja) 補強半導体ウエハに固定された補強板の分離方法およびその装置
TWI236058B (en) Method of performing double side processes upon a wafer
JP2003297786A (ja) 半導体装置の製造方法
JPWO2019064906A1 (ja) 半導体デバイスの製造方法
JP2008171934A (ja) 脆質部材の保護構造および脆質部材の処理方法
TWI354325B (de)
JP2005302982A (ja) 半導体チップの製造方法
JP5704602B2 (ja) 薄型半導体装置の製造方法および脆質部材用支持体
JP2005116948A (ja) 半導体ウエハの加工方法およびそれに用いる両面粘着シート
US20140290843A1 (en) Method of preparing an adhesive film into a precut semiconductor wafer shape on a dicing tape
US20070004172A1 (en) Method of thinning a wafer
CN114127894A (zh) 半导体元件的制造方法以及半导体元件的制造系统
JP4452127B2 (ja) 半導体ウェハ表面保護用粘着フィルム及び該粘着フィルムを用いる半導体ウェハ保護方法
JP4462940B2 (ja) 半導体装置の製造方法
JP2008098428A (ja) 半導体装置の製造方法
WO2013175705A1 (ja) Soiウェーハの製造方法
JP2008258639A (ja) 半導体ウエハー切断片のピックアップ回収方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20191127

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210112

A045 Written measure of dismissal of application [lapsed due to lack of payment]

Free format text: JAPANESE INTERMEDIATE CODE: A045

Effective date: 20210601