JPWO2018150557A1 - 電子装置及び接続体 - Google Patents
電子装置及び接続体 Download PDFInfo
- Publication number
- JPWO2018150557A1 JPWO2018150557A1 JP2017563368A JP2017563368A JPWO2018150557A1 JP WO2018150557 A1 JPWO2018150557 A1 JP WO2018150557A1 JP 2017563368 A JP2017563368 A JP 2017563368A JP 2017563368 A JP2017563368 A JP 2017563368A JP WO2018150557 A1 JPWO2018150557 A1 JP WO2018150557A1
- Authority
- JP
- Japan
- Prior art keywords
- convex portion
- convex
- electronic device
- conductive adhesive
- front surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/38—Structure, shape, material or disposition of the strap connectors prior to the connecting process of a plurality of strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4827—Materials
- H01L23/4828—Conductive organic material or pastes, e.g. conductive adhesives, inks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
- H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Geometry (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Coupling Device And Connection With Printed Circuit (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
封止部と、
前記封止部内に設けられた電子素子と、
前記電子素子のおもて面に導電性接着剤を介して接続されるヘッド部を有する接続体と、
を備え、
前記ヘッド部が、前記電子素子側に突出した第二凸部と、前記第二凸部から前記電子素子側に突出した第一凸部とを有している。
前記接続体は、基端部を有する接続子からなってもよい。
前記基端部は、支持面と、前記支持面の周縁に設けられた凹部と、を有してもよい。
前記封止部の側方から外部に突出する第一端子をさらに備え、
前記第一端子と前記ヘッド部とは一体に形成されてもよい。
前記第二凸部が前記ヘッド部の幅方向の中心を含む位置に設けられてもよい。
前記第一凸部は1つだけ設けられ、前記第二凸部の中心位置に位置してもよい。
前記第一凸部は、その根元側に位置し、縦断面形状が直線となった直線部と、前記直線部の先端側に位置し、縦断面形状が半球又は円弧となった半球形状部と、を有してもよい。
封止部と、前記封止部内に設けられた電子素子と、を有する電子装置に用いられる接続体であって、
前記電子素子のおもて面に導電性接着剤を介して接続されるヘッド部を有し、
前記ヘッド部は、前記電子素子側に突出した第二凸部と、前記第二凸部から前記電子素子側に突出した第一凸部とを有することを特徴とする接続体。
《構成》
図2に示すように、本実施の形態の電子装置の一例である半導体装置は、例えば絶縁性材料からなる基板5と、基板5に設けられ、銅等からなる導体層70と、を有してもよい。基板5の裏面には、銅等からなる放熱板79(図9参照)が設けられてもよい。図2に示すように、半導体装置は、封止樹脂等からなる封止部90(図1参照)と、封止部90内に設けられた半導体素子95と、半導体素子95のおもて面にはんだ等の導電性接着剤75(図9参照)を介して接続されるヘッド部40を有する接続体50と、を有してもよい。本実施の形態では、接続体50は、図7に示すように、ヘッド部40と、第一主端子11に導体層70を介して接続される基端部45を有する接続子51となってもよい。図7に示す態様では、おもて面側センシング端子13は図示しないワイヤ等によって、基端部45に電気的に接続されている。半導体装置は、封止部90から外方に突出する第一主端子11と、封止部90から外方に突出する第二主端子12と、を有してもよい。
次に、上述した構成からなる本実施の形態による作用・効果について説明する。
次に、本発明の第2の実施の形態について説明する。
13 第二端子(おもて面側センシング端子)
40 ヘッド部
41 第一凸部
41a 直線部
41b 半球形状部
42 第二凸部
45 基端部
46 支持面
47 凹部
50 接続体
51 接続子
90 封止部
95 半導体素子(電子素子)
Claims (8)
- 封止部と、
前記封止部内に設けられた電子素子と、
前記電子素子のおもて面に導電性接着剤を介して接続されるヘッド部を有する接続体と、
を備え、
前記ヘッド部は、前記電子素子側に突出した第二凸部と、前記第二凸部から前記電子素子側に突出した第一凸部とを有することを特徴とする電子装置。 - 前記接続体は、基端部を有する接続子からなることを特徴とする請求項1に記載の電子装置。
- 前記基端部は、支持面と、前記支持面の周縁に設けられた凹部と、を有することを特徴とする請求項2に記載の電子装置。
- 前記封止部の側方から外部に突出する第一端子をさらに備え、
前記第一端子と前記ヘッド部とは一体に形成されていることを特徴とする請求項1に記載の電子装置。 - 前記第二凸部が前記ヘッド部の幅方向の中心を含む位置に設けられていることを特徴とする請求項1乃至4のいずれか1項に記載の電子装置。
- 前記第一凸部は1つだけ設けられ、前記第二凸部の中心位置に位置していることを特徴とする請求項1乃至5のいずれか1項に記載の電子装置。
- 前記第一凸部は、その根元側に位置し、縦断面形状が直線となった直線部と、前記直線部の先端側に位置し、縦断面形状が半球又は円弧となった半球形状部と、を有することを特徴とする請求項1乃至6のいずれか1項に記載の電子装置。
- 封止部と、前記封止部内に設けられた電子素子と、を有する電子装置に用いられる接続体であって、
前記電子素子のおもて面に導電性接着剤を介して接続されるヘッド部を有し、
前記ヘッド部は、前記電子素子側に突出した第二凸部と、前記第二凸部から前記電子素子側に突出した第一凸部とを有することを特徴とする接続体。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2017/006028 WO2018150557A1 (ja) | 2017-02-20 | 2017-02-20 | 電子装置及び接続体 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP6346717B1 JP6346717B1 (ja) | 2018-06-20 |
JPWO2018150557A1 true JPWO2018150557A1 (ja) | 2019-02-21 |
Family
ID=62635724
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017563368A Active JP6346717B1 (ja) | 2017-02-20 | 2017-02-20 | 電子装置及び接続体 |
Country Status (6)
Country | Link |
---|---|
US (1) | US10910292B2 (ja) |
EP (1) | EP3584830A4 (ja) |
JP (1) | JP6346717B1 (ja) |
KR (1) | KR20190117673A (ja) |
CN (1) | CN110214372B (ja) |
WO (1) | WO2018150557A1 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020208739A1 (ja) | 2019-04-10 | 2020-10-15 | 新電元工業株式会社 | 半導体装置 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63170961U (en) | 1986-12-04 | 1988-11-07 | Fuji Electric Co Let | Semiconductor element |
US5001545A (en) | 1988-09-09 | 1991-03-19 | Motorola, Inc. | Formed top contact for non-flat semiconductor devices |
JP3780061B2 (ja) * | 1997-04-17 | 2006-05-31 | 株式会社日立製作所 | 面実装型半導体装置 |
US7786555B2 (en) | 2005-10-20 | 2010-08-31 | Diodes, Incorporated | Semiconductor devices with multiple heat sinks |
US7285849B2 (en) * | 2005-11-18 | 2007-10-23 | Fairchild Semiconductor Corporation | Semiconductor die package using leadframe and clip and method of manufacturing |
JP2010056378A (ja) * | 2008-08-29 | 2010-03-11 | Shindengen Electric Mfg Co Ltd | 半導体装置 |
JP5414644B2 (ja) | 2010-09-29 | 2014-02-12 | 三菱電機株式会社 | 半導体装置 |
TWI419290B (zh) * | 2010-10-29 | 2013-12-11 | Advanced Semiconductor Eng | 四方扁平無引腳封裝及其製作方法 |
JP5701377B2 (ja) | 2011-03-24 | 2015-04-15 | 三菱電機株式会社 | パワー半導体モジュール及びパワーユニット装置 |
JP6161251B2 (ja) * | 2012-10-17 | 2017-07-12 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP2015012065A (ja) | 2013-06-27 | 2015-01-19 | 株式会社デンソー | 半導体装置の製造方法 |
JP6294110B2 (ja) * | 2014-03-10 | 2018-03-14 | トヨタ自動車株式会社 | 半導体装置 |
WO2016084483A1 (ja) * | 2014-11-27 | 2016-06-02 | 新電元工業株式会社 | リードフレーム、半導体装置、リードフレームの製造方法、および半導体装置の製造方法 |
US10825757B2 (en) * | 2016-12-19 | 2020-11-03 | Nexperia B.V. | Semiconductor device and method with clip arrangement in IC package |
-
2017
- 2017-02-20 CN CN201780084127.8A patent/CN110214372B/zh active Active
- 2017-02-20 US US16/470,953 patent/US10910292B2/en active Active
- 2017-02-20 KR KR1020197027115A patent/KR20190117673A/ko not_active Application Discontinuation
- 2017-02-20 EP EP17896507.5A patent/EP3584830A4/en active Pending
- 2017-02-20 WO PCT/JP2017/006028 patent/WO2018150557A1/ja unknown
- 2017-02-20 JP JP2017563368A patent/JP6346717B1/ja active Active
Also Published As
Publication number | Publication date |
---|---|
US10910292B2 (en) | 2021-02-02 |
WO2018150557A1 (ja) | 2018-08-23 |
EP3584830A1 (en) | 2019-12-25 |
CN110214372A (zh) | 2019-09-06 |
US20190378782A1 (en) | 2019-12-12 |
JP6346717B1 (ja) | 2018-06-20 |
CN110214372B (zh) | 2023-08-01 |
EP3584830A4 (en) | 2020-08-26 |
KR20190117673A (ko) | 2019-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8575745B2 (en) | Power semiconductor device, printed wiring board, and mechanism for connecting the power semiconductor device and the printed wiring board | |
JP5218442B2 (ja) | 電力用半導体装置 | |
JP5306243B2 (ja) | 半導体装置 | |
KR101954393B1 (ko) | 전자 장치 | |
JP6607077B2 (ja) | 半導体装置 | |
JP6474939B2 (ja) | 電子装置及び接続子 | |
JP6346717B1 (ja) | 電子装置及び接続体 | |
JP2005142189A (ja) | 半導体装置 | |
US9842795B2 (en) | Lead and lead frame for power package | |
JP6402281B1 (ja) | 電子モジュール、接続体の製造方法及び電子モジュールの製造方法 | |
JP5708359B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
CN112185923A (zh) | 半导体装置的引线框架组件 | |
JP6349470B1 (ja) | 電子装置、接続体及び電子装置の製造方法 | |
JP2014220329A (ja) | 半導体装置の製造方法 | |
JP2010021471A (ja) | 半導体装置および半導体装置の製造方法 | |
US20170062375A1 (en) | Semiconductor device | |
JP2018098370A (ja) | 電子制御装置 | |
JP2018182196A (ja) | 半導体装置 | |
JP2007081148A (ja) | 半導体装置 | |
JP2009027106A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171206 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20171206 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180508 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180525 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6346717 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |