JPWO2015029511A1 - Semiconductor device and manufacturing method thereof - Google Patents

Semiconductor device and manufacturing method thereof Download PDF

Info

Publication number
JPWO2015029511A1
JPWO2015029511A1 JP2015534025A JP2015534025A JPWO2015029511A1 JP WO2015029511 A1 JPWO2015029511 A1 JP WO2015029511A1 JP 2015534025 A JP2015534025 A JP 2015534025A JP 2015534025 A JP2015534025 A JP 2015534025A JP WO2015029511 A1 JPWO2015029511 A1 JP WO2015029511A1
Authority
JP
Japan
Prior art keywords
insulating substrate
aluminum
stress absorbing
thermal stress
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015534025A
Other languages
Japanese (ja)
Other versions
JP6199397B2 (en
Inventor
小林 浩
浩 小林
洋平 大本
洋平 大本
真之介 曽田
真之介 曽田
昌樹 田屋
昌樹 田屋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of JPWO2015029511A1 publication Critical patent/JPWO2015029511A1/en
Application granted granted Critical
Publication of JP6199397B2 publication Critical patent/JP6199397B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/46Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
    • H01L23/473Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3736Metallic materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29301Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29311Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29347Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • H01L2224/83201Compression bonding
    • H01L2224/83205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83417Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/83424Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8384Sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83894Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/83895Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]

Abstract

本発明は、高熱伝達であり、かつ、工作性に優れた半導体装置およびその製造方法を提供する。本発明は、絶縁基板13と、絶縁基板上に設けられた半導体チップ11と、絶縁基板裏面に、接合材23を介して接合された冷却部材12とを備える。絶縁基板は、絶縁板(6)と、絶縁板両面に設けられた導板5および導板7とを備える。冷却部材は、アルミニウムで構成される熱応力吸収部材1と熱伝導金属部材2とが一体となった複合部材である。熱応力吸収部材は、絶縁基板裏面と接合する側に配置され、熱応力吸収部材の降伏応力が、接合材の降伏応力より小さい。The present invention provides a semiconductor device having high heat transfer and excellent workability, and a method for manufacturing the same. The present invention includes an insulating substrate 13, a semiconductor chip 11 provided on the insulating substrate, and a cooling member 12 bonded to the back surface of the insulating substrate via a bonding material 23. The insulating substrate includes an insulating plate (6), and a conductive plate 5 and a conductive plate 7 provided on both surfaces of the insulating plate. The cooling member is a composite member in which the thermal stress absorbing member 1 made of aluminum and the heat conducting metal member 2 are integrated. The thermal stress absorbing member is disposed on the side to be bonded to the back surface of the insulating substrate, and the yield stress of the thermal stress absorbing member is smaller than the yield stress of the bonding material.

Description

本発明は、半導体装置および半導体装置の製造方法に関し、特に、放熱性が要求される半導体装置および当該半導体装置の製造方法に関するものである。   The present invention relates to a semiconductor device and a method for manufacturing the semiconductor device, and more particularly to a semiconductor device that requires heat dissipation and a method for manufacturing the semiconductor device.

IGBT(Insulated Gate Bipolar Transistor)等の半導体チップを使用した半導体装置(パワーモジュール)においては、半導体チップから発せられる熱を効率良く放熱して、半導体チップの温度を所定温度以下に保つ必要がある。   In a semiconductor device (power module) using a semiconductor chip such as an IGBT (Insulated Gate Bipolar Transistor), it is necessary to efficiently dissipate heat generated from the semiconductor chip to keep the temperature of the semiconductor chip below a predetermined temperature.

従来から、窒化珪素、窒化アルミニウムまたはアルミナ等の高熱伝導性の絶縁セラミックス板と、その両面に設けられたアルミニウムまたは銅(同合金を含む。以下、同じ)等の高熱伝導性金属からなる導板とが一体となった所謂絶縁基板の一面に、半田等の接合材を介して半導体チップが接合され、絶縁基板の他面に、半田等の接合材を介して直接的ないし間接的に冷却器が接合されたパワーモジュールがある。   Conventionally, a conductive plate made of a highly thermally conductive insulating ceramic plate such as silicon nitride, aluminum nitride, or alumina, and a highly thermally conductive metal such as aluminum or copper (including the same alloy, hereinafter the same) provided on both surfaces thereof. The semiconductor chip is bonded to one surface of a so-called insulating substrate integrated with solder via a bonding material such as solder, and the cooler is directly or indirectly connected to the other surface of the insulating substrate via a bonding material such as solder. There is a power module that is joined.

ところが、使用条件によっては、絶縁基板と冷却器との間の熱膨張係数の相違に起因して熱応力が発生し、絶縁基板と冷却器とを接合する接合材にクラックが生じて、要求される寿命期間に十分な放熱性能を維持できない場合があった。   However, depending on the use conditions, thermal stress is generated due to the difference in thermal expansion coefficient between the insulating substrate and the cooler, and a crack is generated in the bonding material that joins the insulating substrate and the cooler. In some cases, sufficient heat dissipation performance could not be maintained during the lifetime.

そこで、このような問題を解決するため、応力緩和部材を絶縁基板と冷却器の間に配置する提案が為されている(例えば特許文献1)。   Therefore, in order to solve such a problem, a proposal has been made to dispose a stress relaxation member between an insulating substrate and a cooler (for example, Patent Document 1).

特許文献1における応力緩和部材は、複数の貫通穴が形成された肉厚0.3〜3mmのアルミニウム板からなる。応力緩和部材の各貫通穴が応力吸収空間となっている。応力緩和部材は、絶縁基板およびヒートシンクにろう付されている。応力吸収空間の働きにより応力緩和部材が変形し、これにより熱応力が緩和される。   The stress relaxation member in Patent Document 1 is made of an aluminum plate having a thickness of 0.3 to 3 mm in which a plurality of through holes are formed. Each through hole of the stress relaxation member is a stress absorbing space. The stress relaxation member is brazed to the insulating substrate and the heat sink. The stress relieving member is deformed by the action of the stress absorbing space, thereby relieving the thermal stress.

特開2006−294699号公報JP 2006-294699 A

しかしながら、特許文献1のような応力吸収空間を有する応力緩和部材を備える半導体装置にあっては、2つの大きな問題がある。   However, a semiconductor device including a stress relaxation member having a stress absorption space as in Patent Document 1 has two major problems.

1つ目は、熱伝達性の問題である。応力緩和部材の平均的熱伝達率は、母材の平均的熱伝達率に比べて低い。これは、応力緩和部材の応力吸収空間は空気であり、その熱伝達率は極めて低いため、平均的には、応力吸収空間の体積割合分だけ母材の持つ熱伝達率から低下するためである。また、望ましくは厚さ1〜4mmである応力緩和部材での、熱流の広がりが良くない。熱の流れが応力吸収空間に邪魔されてしまうためである。さらに、絶縁基板およびヒートシンクとの接続部には母材よりも熱伝達率が低いろう材を用いるが、この接続部の数が多いため、全体の熱抵抗を増加させてしまう。   The first is a heat transfer problem. The average heat transfer coefficient of the stress relaxation member is lower than the average heat transfer coefficient of the base material. This is because the stress absorption space of the stress relaxation member is air, and its heat transfer coefficient is extremely low, so that, on average, the heat transfer coefficient of the base material is lowered by the volume ratio of the stress absorption space. . Moreover, the spread of heat flow is not good in the stress relaxation member having a thickness of preferably 1 to 4 mm. This is because the heat flow is disturbed by the stress absorption space. Further, a brazing material having a heat transfer coefficient lower than that of the base material is used for the connection portion between the insulating substrate and the heat sink. However, since the number of the connection portions is large, the overall thermal resistance is increased.

2つ目は、工作性の問題である。応力緩和部材と絶縁基板とのろう付は、処理温度の関係で絶縁基板に半導体チップを搭載した状態ではできない。すなわち、冷却器、応力緩和部材および絶縁基板が一体となった基板ASSY品(集合部品)の状態で、半導体チップのダイボンド、さらにはワイヤボンドをする必要がある。ダイボンド時およびワイヤボンド時には、絶縁基板は完全に固定されていることが望ましいが、冷却器と応力緩和部材との間では、その構造上十分な剛性を得にくい。よって、例えば加圧を必要とする工程では、絶縁基板またはチップの割れおよび破損、例えば超音波を用いた加工工程では、超音波抜けによる不着等の問題が生じる。   The second problem is workability. The stress relaxation member and the insulating substrate cannot be brazed in a state where the semiconductor chip is mounted on the insulating substrate because of the processing temperature. That is, it is necessary to perform die bonding and further wire bonding of the semiconductor chip in the state of the substrate ASSY product (collective component) in which the cooler, the stress relaxation member, and the insulating substrate are integrated. At the time of die bonding and wire bonding, it is desirable that the insulating substrate is completely fixed, but it is difficult to obtain sufficient rigidity between the cooler and the stress relaxation member because of its structure. Therefore, for example, in a process that requires pressurization, the insulating substrate or chip is cracked and broken. For example, in a processing process using ultrasonic waves, problems such as non-adherence due to ultrasonic loss occur.

本発明は、上記のような問題を解決するためになされたものであり、高熱伝達であり、かつ、工作性に優れた半導体装置およびその製造方法を提供することを目的とする。   The present invention has been made to solve the above-described problems, and an object thereof is to provide a semiconductor device having high heat transfer and excellent workability, and a method for manufacturing the same.

本発明の一態様に関する半導体装置は、絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板と、前記絶縁基板上に設けられた半導体チップと、前記絶縁基板裏面に、接合材を介して接合された冷却部材とを備え、前記冷却部材は、アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とが積み重なった複合部材であり、前記熱応力吸収部材は、前記絶縁基板裏面と接合する側に配置され、前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さいことを特徴とする。   A semiconductor device according to one embodiment of the present invention includes an insulating substrate including an insulating plate and a conductive plate provided on both surfaces of the insulating plate, a semiconductor chip provided on the insulating substrate, and a back surface of the insulating substrate. A cooling member joined through a material, and the cooling member is a composite member in which a thermal stress absorbing member made of aluminum and a heat conductive metal member are stacked, and the thermal stress absorbing member is the insulating member It is arrange | positioned at the side joined with a board | substrate back surface, The yield stress of the said thermal-stress absorption member is smaller than the yield stress of the said joining material, It is characterized by the above-mentioned.

本発明の別の態様に関する半導体装置は、絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板と、前記絶縁基板上に設けられた半導体チップと、前記絶縁基板裏面に接合された冷却部材とを備え、前記冷却部材は、アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とが一体となった複合部材であり、前記熱応力吸収部材は、前記絶縁基板裏面と接合する側に配置され、前記熱応力吸収部材が、純度99.5%以上のアルミニウムで構成されていることを特徴とする。   A semiconductor device according to another aspect of the present invention includes an insulating substrate including an insulating plate and a conductive plate provided on both surfaces of the insulating plate, a semiconductor chip provided on the insulating substrate, and a back surface of the insulating substrate. The cooling member is a composite member in which a thermal stress absorbing member made of aluminum and a heat conductive metal member are integrated, and the thermal stress absorbing member is formed on the back surface of the insulating substrate. It is arrange | positioned at the side to join and the said thermal stress absorption member is comprised with the aluminum of purity 99.5% or more, It is characterized by the above-mentioned.

本発明の一態様に関する半導体装置の製造方法は、(a)絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板を用意する工程と、(b)前記絶縁基板上に半導体チップを配置する工程と、(c)アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とを熱間圧延することで一体化させ、複合部材である冷却部材を形成する工程と、(d)前記絶縁基板裏面に、接合材を介して前記冷却部材の前記熱応力吸収部材側を接合させる工程とを備え、前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さいことを特徴とする。   A method of manufacturing a semiconductor device according to an aspect of the present invention includes: (a) preparing an insulating substrate including an insulating plate and conductive plates provided on both surfaces of the insulating plate; and (b) a semiconductor on the insulating substrate. A step of disposing a chip, (c) a step of forming a cooling member which is a composite member by integrating a thermal stress absorbing member and a heat conducting metal member made of aluminum by hot rolling, and (d) And a step of bonding the thermal stress absorbing member side of the cooling member to the back surface of the insulating substrate via a bonding material, wherein the yield stress of the thermal stress absorbing member is smaller than the yield stress of the bonding material. Features.

本発明の別の態様に関する半導体装置の製造方法は、(a)絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板を用意する工程と、(b)前記絶縁基板上に半導体チップを配置する工程と、(c)アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とから、複合部材である冷却部材を形成する工程と、(d)前記冷却部材の前記熱応力吸収部材側に、コールドスプレー法を用いて、銅または銅合金で構成される線膨張係数調整層を形成する工程と、(e)前記絶縁基板裏面に、接合材を介して、前記線膨張係数調整層を接合させる工程とを備え、前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さく、前記導板の少なくとも前記接合材と接触する部分は、銅または銅合金で構成されていることを特徴とする。   A method of manufacturing a semiconductor device according to another aspect of the present invention includes: (a) preparing an insulating substrate including an insulating plate and a conductive plate provided on both surfaces of the insulating plate; and (b) on the insulating substrate. A step of disposing a semiconductor chip; (c) a step of forming a cooling member which is a composite member from a heat stress absorbing member and a heat conductive metal member made of aluminum; and (d) the thermal stress of the cooling member. Forming a linear expansion coefficient adjusting layer made of copper or a copper alloy on the absorbing member side using a cold spray method; and (e) the linear expansion coefficient on the back surface of the insulating substrate via a bonding material. A step of bonding the adjustment layer, wherein the yield stress of the thermal stress absorbing member is smaller than the yield stress of the bonding material, and at least a portion of the conductive plate that contacts the bonding material is made of copper or a copper alloy. It is characterized by .

本発明の上記態様によれば、熱膨張係数との差に起因する熱応力を熱応力吸収部材を用いることで緩和することができる。よって、熱伝達性、工作性、信頼性およびコストを満足させることができる。   According to the said aspect of this invention, the thermal stress resulting from a difference with a thermal expansion coefficient can be relieve | moderated by using a thermal stress absorption member. Therefore, heat transferability, workability, reliability, and cost can be satisfied.

本発明の目的、特徴、局面、および利点は、以下の詳細な説明と添付図面とによって、より明白となる。   The objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description and the accompanying drawings.

実施形態に関する半導体装置の構造を示す断面図である。It is sectional drawing which shows the structure of the semiconductor device regarding embodiment. 一般的な3相インバーター用IGBTモジュールの回路図である。It is a circuit diagram of a general IGBT module for a three-phase inverter. 実施形態に関する半導体装置を1in1のモジュールで構成した場合の断面図である。It is sectional drawing at the time of comprising the semiconductor device regarding embodiment with the module of 1 in 1. FIG. 実施形態に関する半導体装置を1in1のモジュールで構成した場合の上面図である。It is a top view at the time of comprising the semiconductor device concerning embodiment with a module of 1 in 1. FIG. 接合材のき裂長さの温度サイクル数依存性を示した図である。It is the figure which showed the temperature cycle number dependence of the crack length of a joining material. 温度サイクル後の冷却部材の反りまたはうねりと、熱伝導金属部材厚/熱応力吸収部材厚との関係を示した図である。It is the figure which showed the relationship between the curvature or the wave | undulation of the cooling member after a temperature cycle, and a heat conductive metal member thickness / thermal stress absorption member thickness. アルミニウムの純度と耐力との関係を示した図である。It is the figure which showed the relationship between the purity and yield strength of aluminum. 実施形態に関する半導体装置の構造を示す断面図である。It is sectional drawing which shows the structure of the semiconductor device regarding embodiment. 実施形態に関する半導体装置の構造の他の例を示す断面図である。It is sectional drawing which shows the other example of the structure of the semiconductor device regarding embodiment.

以下、添付の図面を参照しながら実施形態について説明する。   Hereinafter, embodiments will be described with reference to the accompanying drawings.

<第1実施形態>
<構成>
以下、特に指定なく銅またはアルミニウム等の材料名を記載した場合は、他の添加物を含んだ例えば銅合金またはアルミニウム合金も包含するものとする。
<First Embodiment>
<Configuration>
Hereinafter, when a material name such as copper or aluminum is described without any special designation, it includes, for example, a copper alloy or an aluminum alloy containing other additives.

図1は、本実施形態に関する半導体装置の構造を示す断面図である。図2は、一般的な3相インバーター用IGBTモジュールの回路図であり、本実施形態に関する半導体装置を1in1のモジュールで構成した場合の断面図を図3に、本実施形態に関する半導体装置を1in1のモジュールで構成した場合の上面図を図4にそれぞれ示す。   FIG. 1 is a cross-sectional view showing the structure of the semiconductor device according to this embodiment. FIG. 2 is a circuit diagram of a general IGBT module for a three-phase inverter. FIG. 3 is a cross-sectional view of the semiconductor device according to the present embodiment configured with a 1 in 1 module, and FIG. FIG. 4 shows a top view of the module.

図3および図4に示されるように、半導体チップ11(ここではIGBTチップ、但しダイオードは図示せず)を搭載した絶縁基板13が複数個(ここでは6個)、接合材23を介して冷却部材12に接合される。このモジュールは、エポキシ樹脂8で封止される。各モジュール間は、接合材24を介してリードフレーム9で電気的に接続される。   As shown in FIGS. 3 and 4, a plurality of insulating substrates 13 (six here) mounted with a semiconductor chip 11 (here, an IGBT chip, but no diode is shown) are cooled via a bonding material 23. Joined to the member 12. This module is sealed with an epoxy resin 8. Each module is electrically connected by a lead frame 9 via a bonding material 24.

冷却部材12は、少なくとも純度99.5%以上、望ましくは99.9%以上の純アルミニウムで構成される熱応力吸収部材1と、銅またはアルミニウム等の熱伝導金属部材2とが積み重なった複合部材である。   The cooling member 12 is a composite member in which a thermal stress absorbing member 1 composed of pure aluminum having a purity of at least 99.5% or more, desirably 99.9% or more, and a heat conductive metal member 2 such as copper or aluminum are stacked. It is.

図5は、熱サイクル試験(−40℃〜175℃)における接合部材のき裂長さ、すなわち、接合材のき裂長さの温度サイクル数依存性を示す図である。但し、接合材23は高強度はんだであり、絶縁基板13はDBCである。冷却部材12が厚さが6mmであるアルミ合金(合金呼称A6063)と、厚さが0.5mmである純度4Nのアルミニウムとの複合材である場合(図中、「熱応力吸収部材0.5t」と記載)は、接合材23にはほぼき裂が発生していない。冷却部材12が、厚さが6.5mmであるアルミ合金(A6063)のみからなる場合(図中、「熱応力吸収部材なし」と記載)は、接合材23にき裂が進展する。   FIG. 5 is a diagram showing the temperature cycle number dependency of the crack length of the joining member in the thermal cycle test (−40 ° C. to 175 ° C.), that is, the crack length of the joining material. However, the bonding material 23 is high-strength solder, and the insulating substrate 13 is DBC. When the cooling member 12 is a composite material of an aluminum alloy (alloy name A6063) having a thickness of 6 mm and an aluminum having a thickness of 0.5 mm and a purity of 4N (in the figure, “thermal stress absorbing member 0.5t In the bonding material 23 is not substantially cracked. When the cooling member 12 is made of only an aluminum alloy (A6063) having a thickness of 6.5 mm (described as “no thermal stress absorbing member” in the figure), a crack develops in the bonding material 23.

図1に示される熱応力吸収部材1の厚み101は、アルミニウムの純度によって効果に対するコストの関係が異なるため、アルミニウムの純度によってその最適値が異なる。アルミニウムが高純度であるほど厚みは薄くできるが、およそ0.05〜0.5mmに設定すればよい。   The thickness 101 of the thermal stress absorbing member 1 shown in FIG. 1 differs in its optimum value depending on the purity of aluminum because the relationship of cost to the effect differs depending on the purity of aluminum. The higher the aluminum purity is, the thinner the thickness is, but it may be set to about 0.05 to 0.5 mm.

熱伝導金属部材2には、コスト、重量、機械強度および耐腐食性の観点から、純度99.0%未満のアルミニウム合金、例えば合金呼称A6063(JIS記号)のようなアルミニウム合金が用いられることが好ましい。   From the viewpoint of cost, weight, mechanical strength, and corrosion resistance, an aluminum alloy having a purity of less than 99.0%, for example, an aluminum alloy such as alloy designation A6063 (JIS symbol) is used for the heat conductive metal member 2. preferable.

熱伝導金属部材2は、構造材を兼ねている。特に車載用途等においては、共振周波数を高く設定して、実使用時に共振しないよう配慮する必要があるため、熱伝導金属部材2には一定の厚さが必要である。車載用途等では、熱伝導金属部材2の厚さ102は、およそ2mm以上、固定使用の場合でも1mm以上の厚さを有していることが好ましい。逆に厚すぎると熱抵抗の増加が顕著になるため、10mm以下、好ましくは4mm以下の厚さとしておくことが望ましい。   The heat conductive metal member 2 also serves as a structural material. In particular, in in-vehicle applications and the like, it is necessary to set the resonance frequency to be high so as not to resonate during actual use. Therefore, the heat conducting metal member 2 needs to have a certain thickness. For in-vehicle applications and the like, the thickness 102 of the heat conductive metal member 2 is preferably about 2 mm or more, and preferably 1 mm or more even in the case of fixed use. On the other hand, if the thickness is too thick, the increase in thermal resistance becomes remarkable, so it is desirable to set the thickness to 10 mm or less, preferably 4 mm or less.

熱応力吸収部材1が高純度のアルミニウムで構成されている場合は、温度サイクル等で皺のような変形が見られることがあるため、その変形が構造材を兼ねる熱伝導金属部材2に大きな影響を与えないことも重要である。   When the thermal stress absorbing member 1 is made of high-purity aluminum, deformation such as wrinkles may be seen in a temperature cycle or the like, and the deformation has a great influence on the heat conductive metal member 2 that also serves as a structural material. It is also important not to give

図6は、熱サイクル試験(−40℃〜175℃)1000回終了後における冷却部材12の最大のうねりまたは反りを示す図である。但し、接合材23は高強度はんだであり、絶縁基板13はDBCである。熱応力吸収部材1(ここでは純度4Nの純アルミ)に対して熱伝導金属部材2(ここではアルミ合金)が8倍以上である場合には、ほぼ反りまたはうねりがないことがわかる。また、熱応力吸収部材1(ここでは純度4Nの純アルミ)に対して熱伝導金属部材2(ここではアルミ合金)が薄い場合には、うねりまたは反り等の変形が生じやすいことがわかる。特に、熱応力吸収部材1の方が厚い場合(熱応力吸収部材1の厚さ101に対し熱伝導金属部材2の厚さ102が1倍未満である場合)は、冷却部材12の機械特性が熱応力吸収部材1に支配されるため、うねりまたは反りは制御された値にならない。よって、熱応力吸収部材1の厚さ101と熱伝導金属部材2の厚さ102との比においては、少なくとも1倍以上望ましくは8倍以上熱伝導金属部材2が厚いことが好ましい。   FIG. 6 is a diagram showing the maximum swell or warp of the cooling member 12 after 1000 thermal cycle tests (−40 ° C. to 175 ° C.) have been completed. However, the bonding material 23 is high-strength solder, and the insulating substrate 13 is DBC. It can be seen that when the thermal conductive metal member 2 (here, aluminum alloy) is 8 times or more than the thermal stress absorbing member 1 (here, pure aluminum having a purity of 4N), there is almost no warpage or undulation. Further, it can be seen that when the heat conductive metal member 2 (here, an aluminum alloy) is thinner than the thermal stress absorbing member 1 (here, pure aluminum having a purity of 4N), deformation such as undulation or warpage is likely to occur. In particular, when the thermal stress absorbing member 1 is thicker (when the thickness 102 of the heat conducting metal member 2 is less than 1 times the thickness 101 of the thermal stress absorbing member 1), the mechanical characteristics of the cooling member 12 are Since it is governed by the thermal stress absorbing member 1, the swell or warpage is not a controlled value. Therefore, in the ratio of the thickness 101 of the thermal stress absorbing member 1 and the thickness 102 of the heat conducting metal member 2, it is preferable that the heat conducting metal member 2 is thick at least 1 time or more, desirably 8 times or more.

あらかじめなされる熱応力吸収部材1と熱伝導金属部材2との一体化は、接合強度の安定性およびコストの観点で、熱間圧延で行われることが好ましい。あるいは、熱伝導金属部材2上に、コールドスプレー法(粉末材料を溶融温度以下の固相状態で基材へ衝突させ、成膜する方法)または溶射法等で、アルミニウムの膜として熱応力吸収部材1を形成することも可能である。   The integration of the thermal stress absorbing member 1 and the heat conductive metal member 2 that is performed in advance is preferably performed by hot rolling from the viewpoint of stability of bonding strength and cost. Alternatively, a thermal stress absorbing member is formed as an aluminum film on the heat conducting metal member 2 by a cold spray method (a method in which a powder material is collided with a base material in a solid state at a melting temperature or lower to form a film) or a thermal spraying method. It is also possible to form 1.

このアルミニウムで構成された熱応力吸収部材1は最弱層であり、温度サイクルにより疲労破壊で徐々に亀裂進展する。構造材でもある熱伝導金属部材2と熱応力吸収部材1との接合界面がろう材等で形成される場合、熱応力吸収部材1の母材中ではなく、界面剥離のように界面部分で一気にクラックが進展する場合がある。そのため、熱伝導金属部材2と熱応力吸収部材1との接合は、接合材なしの直接接合であることが望ましい。   The thermal stress absorbing member 1 made of aluminum is the weakest layer, and gradually cracks due to fatigue failure due to a temperature cycle. When the joining interface between the heat conductive metal member 2 which is also a structural material and the thermal stress absorbing member 1 is formed of a brazing material or the like, it is not in the base material of the thermal stress absorbing member 1 but at the interface part at once, such as interface peeling. Cracks may develop. Therefore, it is desirable that the heat conductive metal member 2 and the thermal stress absorbing member 1 be joined directly without a joining material.

このように形成された、冷却部材12における熱応力吸収部材1表面は、例えばNiめっき等で表面処理されていてもよい。また、冷却部材12の熱伝達率を高めるため、熱伝導金属部材2には、フィンまたは溝等が形成される等により表面積が拡大されていることが好ましい。   The surface of the thermal stress absorbing member 1 in the cooling member 12 thus formed may be subjected to a surface treatment, for example, by Ni plating. Further, in order to increase the heat transfer coefficient of the cooling member 12, it is preferable that the heat conducting metal member 2 has a surface area enlarged by forming fins or grooves.

さらに、熱伝導金属部材2の下方には、液冷タイプ冷却のためのウォータージャケット21を備えることができる。ウォータージャケット21は例えばアルミニウム合金で構成されており、熱伝導金属部材2に接続されている。   Furthermore, a water jacket 21 for liquid cooling type cooling can be provided below the heat conducting metal member 2. The water jacket 21 is made of, for example, an aluminum alloy and is connected to the heat conducting metal member 2.

一方、半導体チップ11は、ダイボンド材22を介して絶縁基板13上に接合されている。ダイボンド材22には、例えば銀ナノ粒子の低温焼結材、Cu−SnまたはAg−Snのような液相拡散接合材、または、半田等の、電気および熱の良導体である接合材料を用いることができる。さらに、半導体チップ11と絶縁基板13とは、Cu固相拡散接合または超音波接合等の直接接合で接合されていてもよい。   On the other hand, the semiconductor chip 11 is bonded onto the insulating substrate 13 via a die bond material 22. For the die bond material 22, for example, a low-temperature sintered material of silver nanoparticles, a liquid phase diffusion bonding material such as Cu—Sn or Ag—Sn, or a bonding material that is a good electrical and thermal conductor such as solder is used. Can do. Furthermore, the semiconductor chip 11 and the insulating substrate 13 may be bonded by direct bonding such as Cu solid phase diffusion bonding or ultrasonic bonding.

絶縁基板13は、ダイボンド材22に接する導板5と、冷却部材12に向かい合う導板7と、導板5および導板7に挟まれて配置された絶縁セラミックス6とを備える。これらはろう材等を用いてあらかじめ一体化されている。   The insulating substrate 13 includes a conductive plate 5 that is in contact with the die bonding material 22, a conductive plate 7 that faces the cooling member 12, and an insulating ceramic 6 that is disposed between the conductive plate 5 and the conductive plate 7. These are integrated in advance using a brazing material or the like.

導板5および導板7には、例えば銅またはアルミニウム等の電気および熱の良導体を用いることができる。絶縁セラミックス6には、窒化珪素、窒化アルミニウムまたはアルミナ等の、電気的に絶縁体であり、かつ、熱の良導体であるセラミックを用いることができる。   For the conductive plate 5 and the conductive plate 7, a good electrical and thermal conductor such as copper or aluminum can be used. As the insulating ceramic 6, a ceramic that is an electrically insulating material and is a good conductor of heat, such as silicon nitride, aluminum nitride, or alumina, can be used.

さらに、絶縁基板13の導板7と冷却部材12の熱応力吸収部材1とが、接合材23を介して接合されている。接合材23は、例えば銀ナノ粒子の低温焼結材、銀ペースト材、Cu−SnまたはAg−Snのような液相拡散接合材、または、半田等の、熱の良導体である接合材料を用いることができる。ただし、接合材23の降伏応力(または耐力)は、使用する温度範囲で熱応力吸収部材1のそれよりも大きい必要がある。半田で接合する場合は、半田材の降伏応力も留意点であり、例えばSn−Cu−Sbのような高強度半田が好ましい。   Furthermore, the conductive plate 7 of the insulating substrate 13 and the thermal stress absorbing member 1 of the cooling member 12 are joined via a joining material 23. As the bonding material 23, for example, a low-temperature sintered material of silver nanoparticles, a silver paste material, a liquid phase diffusion bonding material such as Cu-Sn or Ag-Sn, or a bonding material that is a good heat conductor such as solder is used. be able to. However, the yield stress (or proof stress) of the bonding material 23 needs to be larger than that of the thermal stress absorbing member 1 in the temperature range to be used. When joining with solder, the yield stress of the solder material is also a point to be noted, and for example, high-strength solder such as Sn—Cu—Sb is preferable.

なお、導板7と熱応力吸収部材1とは、接合材23を介さずに、Cu固相拡散接合または超音波接合等の直接接合で接合されていてもよい。   The conductive plate 7 and the thermal stress absorbing member 1 may be joined by direct joining such as Cu solid phase diffusion joining or ultrasonic joining without using the joining material 23.

このような構成によれば、熱発熱体である半導体チップ11から冷却部材12までの熱抵抗は極めて小さく、優れた熱伝達性を得ることができる。また、絶縁基板13と冷却部材12との熱膨張係数の相違に起因する熱応力は、熱応力吸収部材1(純アルミニウム板)の塑性変形によって大部分が吸収されるため、絶縁基板13と冷却部材12との間の接続信頼性が十分確保される。   According to such a configuration, the thermal resistance from the semiconductor chip 11 which is a thermal heating element to the cooling member 12 is extremely small, and an excellent heat transfer property can be obtained. Further, most of the thermal stress caused by the difference in thermal expansion coefficient between the insulating substrate 13 and the cooling member 12 is absorbed by plastic deformation of the thermal stress absorbing member 1 (pure aluminum plate), and therefore the insulating substrate 13 and the cooling member 12 are cooled. The connection reliability with the member 12 is sufficiently ensured.

図7は、アルミニウムの純度と耐力との関係を示した図である。図において、縦軸にアルミニウムの耐力(arb.unit)、横軸にアルミニウムの純度をそれぞれ示している。   FIG. 7 is a diagram showing the relationship between the purity and the yield strength of aluminum. In the figure, the vertical axis represents the yield strength (arb. Unit) of aluminum, and the horizontal axis represents the purity of aluminum.

一般に純アルミニウムと称される純度99%以上のアルミニウムであっても、耐力(降伏応力)は異なる。3N(99.9%)以上の純度であれば、加工硬化はほとんど起らない。よって、この観点からのみ見れば、純度3N(99.9%)以上が望ましい。   Even if it is aluminum with a purity of 99% or more generally called pure aluminum, the proof stress (yield stress) is different. If the purity is 3N (99.9%) or higher, work hardening hardly occurs. Therefore, if it sees only from this viewpoint, purity 3N (99.9%) or more is desirable.

しかし、純度99.5%程度であっても、耐力(降伏応力)は純度4Nとの差異は小さい(2倍弱)。よって、比較的安価な接合材であるはんだの中でも、前述のSn−Cu−Sbのような高強度半田であれば、純度99.5%のアルミニウムの耐力(降伏応力)が半田材の耐力(降伏応力)以下となる温度範囲が存在し、使用環境によっては実用上問題ない。   However, even if the purity is about 99.5%, the proof stress (yield stress) has a small difference from the purity of 4N (a little less than 2 times). Therefore, among the solders that are relatively inexpensive bonding materials, if the high-strength solder such as Sn-Cu-Sb described above, the proof stress (yield stress) of aluminum having a purity of 99.5% is the proof strength of the solder material ( There is a temperature range that is less than or equal to the yield stress, and there is no practical problem depending on the usage environment.

アルミニウム材のコストは高純度の方が高くなるため、設計にあたっては、使用環境に合わせて実用上問題のない範囲で好適な純度を選択すればよい。   Since the cost of the aluminum material is higher when the purity is higher, a suitable purity may be selected in the design in a range that does not cause a practical problem according to the use environment.

以上のように、絶縁基板13と冷却部材12との熱膨張係数の相違に起因する熱応力を、簡易な構造で緩和することができるため、熱伝達性、工作性、信頼性およびコストを満足させることができる。   As described above, since the thermal stress caused by the difference in thermal expansion coefficient between the insulating substrate 13 and the cooling member 12 can be relaxed with a simple structure, the thermal conductivity, workability, reliability, and cost are satisfied. Can be made.

なお、本実施形態では、アルミニウム合金から構成されるウォータージャケット21と冷却部材12とが、冷却部材12の外周部分で電子ビーム溶接またはFSW(摩擦攪拌溶接)等によりシールされている液冷タイプの冷却器を開示しているが、冷却器は空冷タイプであってもよい。また、液冷タイプであっても、ウォータージャケット21と冷却部材12とのシールは溶接に限られるものではなく、Oリング等の高弾性材料またはガスケット等を挟んでシールすることも可能である。   In this embodiment, a water-cooled type in which a water jacket 21 made of an aluminum alloy and a cooling member 12 are sealed by electron beam welding or FSW (friction stir welding) or the like at the outer peripheral portion of the cooling member 12. Although a cooler is disclosed, the cooler may be an air-cooled type. Even in the liquid cooling type, the seal between the water jacket 21 and the cooling member 12 is not limited to welding, and it is also possible to seal with a highly elastic material such as an O-ring or a gasket interposed therebetween.

また、ウォータージャケット21の材質はアルミニウム合金に限られるものではないが、例えば、ADC12のようなアルミニウム合金は好適である。ADC12であれば、安価な製造方法であるアルミダイキャスト法を用いて製造することができる。また、前述したように、冷却部材12との溶接が可能である。さらに、ADC12の線膨張係数は冷却部材12の線膨張係数と同様であるため、ウォータージャケット21と冷却部材12との間の接合部に熱応力が発生しない。そして、ADC12は、軽量かつ安価である。   The material of the water jacket 21 is not limited to an aluminum alloy, but for example, an aluminum alloy such as the ADC 12 is suitable. If it is ADC12, it can manufacture using the aluminum die-casting method which is an inexpensive manufacturing method. Further, as described above, welding with the cooling member 12 is possible. Furthermore, since the linear expansion coefficient of the ADC 12 is the same as the linear expansion coefficient of the cooling member 12, no thermal stress is generated at the joint between the water jacket 21 and the cooling member 12. The ADC 12 is lightweight and inexpensive.

また、本実施形態では、絶縁基板への半導体チップ11の搭載数は1つとなっているが(図1参照)、同種、若しくは、IGBTとダイオードとの組み合わせのような機能の異なる半導体チップが、同一の絶縁基板に複数搭載されている場合であってもよい。また、複数の絶縁基板が同一の冷却器に搭載されている場合(図4参照)等の様々な組み合わせが可能である。   In this embodiment, the number of semiconductor chips 11 mounted on the insulating substrate is one (see FIG. 1). However, semiconductor chips of the same type or different functions such as a combination of an IGBT and a diode may be used. It may be a case where a plurality of devices are mounted on the same insulating substrate. Various combinations are possible, such as when a plurality of insulating substrates are mounted on the same cooler (see FIG. 4).

また、半導体チップ11の材質に関しては、Siのみならず、SiCまたはGaN等のような所謂ワイドバンドギャップ半導体、あるいはそれらの混載等が可能であり、特に制約はない。ここで、ワイドバンドギャップ半導体とは、一般に、およそ2eV以上の禁制帯幅をもつ半導体を指し、GaNに代表される3族窒化物、ZnOに代表される2族窒化物、ZnSeに代表される2族カルコゲナイドおよびSiC等が知られている。   Further, regarding the material of the semiconductor chip 11, not only Si but also a so-called wide bandgap semiconductor such as SiC or GaN, or mixed mounting of them can be used, and there is no particular limitation. Here, the wide band gap semiconductor generally refers to a semiconductor having a forbidden band width of about 2 eV or more, and is represented by a group 3 nitride represented by GaN, a group 2 nitride represented by ZnO, and ZnSe. Group 2 chalcogenides and SiC are known.

特に、Siチップに比べ大電流密度で使用可能で、チップ面積さらには装置全体の小型化が可能なSiCチップは、チップ面積が小さいために冷却器に至る熱流の広がり方が熱抵抗に顕著に影響を与える。よって、熱の広がりを妨害するものがなく熱広がりの良好な本発明は、SiCチップ搭載の半導体装置に対して好適である。   In particular, a SiC chip that can be used at a higher current density than the Si chip and that can reduce the chip area and the overall size of the device has a small chip area. Influence. Therefore, the present invention having good heat spread without disturbing the heat spread is suitable for a semiconductor device mounted with a SiC chip.

<効果>
本実施形態によれば、半導体装置が、絶縁基板13と、絶縁基板13上に設けられた半導体チップ11と、絶縁基板13裏面に、接合材23を介して接合された冷却部材12とを備える。
<Effect>
According to the present embodiment, the semiconductor device includes the insulating substrate 13, the semiconductor chip 11 provided on the insulating substrate 13, and the cooling member 12 bonded to the back surface of the insulating substrate 13 via the bonding material 23. .

絶縁基板13は、絶縁板としての絶縁セラミックス6と、絶縁セラミックス6両面に設けられた導板5および導板7とを備える。   The insulating substrate 13 includes an insulating ceramic 6 as an insulating plate, and a conductive plate 5 and a conductive plate 7 provided on both surfaces of the insulating ceramic 6.

冷却部材12は、アルミニウムで構成される熱応力吸収部材1と熱伝導金属部材2とが一体となった複合部材である。   The cooling member 12 is a composite member in which the thermal stress absorbing member 1 made of aluminum and the heat conducting metal member 2 are integrated.

熱応力吸収部材1は、絶縁基板13裏面と接合する側に配置され、熱応力吸収部材1の降伏応力は、接合材23の降伏応力より小さい。   The thermal stress absorbing member 1 is disposed on the side to be bonded to the back surface of the insulating substrate 13, and the yield stress of the thermal stress absorbing member 1 is smaller than the yield stress of the bonding material 23.

このような構成によれば、絶縁基板13の実効線膨張係数と、冷却部材12の熱膨張係数との差に起因する熱応力を、シンプルな構造である熱応力吸収部材1を用いることで緩和することができる。よって、熱伝達性、工作性、信頼性およびコストを満足させることができる。   According to such a configuration, the thermal stress caused by the difference between the effective linear expansion coefficient of the insulating substrate 13 and the thermal expansion coefficient of the cooling member 12 is reduced by using the thermal stress absorbing member 1 having a simple structure. can do. Therefore, heat transferability, workability, reliability, and cost can be satisfied.

また、本実施形態によれば、半導体チップ11を搭載した絶縁基板13が複数個、接合材23を介して冷却部材12の一部である熱応力吸収部材1に接合されるため、各絶縁基板ごとに熱応力吸収部材1を配するよりも安価に半導体装置を提供することができる。   In addition, according to the present embodiment, a plurality of insulating substrates 13 on which the semiconductor chip 11 is mounted are bonded to the thermal stress absorbing member 1 that is a part of the cooling member 12 via the bonding material 23, so that each insulating substrate Therefore, it is possible to provide a semiconductor device at a lower cost than when the thermal stress absorbing member 1 is provided.

また、このモジュールをエポキシ樹脂8で封止した場合の独特の効果として、取り扱いが容易であり、冷却板に接合する前に半導体チップの特性を検査し、良品のみ冷却板に搭載することができること、さらに、それにより、高品質かつ安価にインバーターを構成することができることがある。   In addition, as a unique effect when this module is sealed with epoxy resin 8, it is easy to handle, and the characteristics of the semiconductor chip can be inspected before joining to the cooling plate, and only good products can be mounted on the cooling plate. In addition, the inverter may be configured with high quality and low cost.

なお、いわゆるケース型と呼ばれる、ゲル状の材料で封止する場合においても、上記、エポキシ封止独特の効果以外の効果を得ることができる。   Even in the case of sealing with a gel-like material called a so-called case mold, effects other than the effects unique to the epoxy sealing can be obtained.

また、本実施形態によれば、熱応力吸収部材1が、純度99.5%以上のアルミニウムで構成されている。   Further, according to the present embodiment, the thermal stress absorbing member 1 is made of aluminum having a purity of 99.5% or more.

このような構成によれば、絶縁基板13の実効線膨張係数と、冷却部材12の線膨張係数との差により発生する熱応力を、熱応力吸収部材1の(純アルミニウム材)の塑性変形により低減することができる。純度99.5%以上のアルミニウムを採用することにより、接合材23をはんだ(高強度はんだ)で構成する場合でも、接合材23の降伏応力(または耐力)を熱応力吸収部材1の降伏応力より大きく設定することが可能であり、接合材23に比較的安価なはんだを採用しつつ、温度サイクルに対して十分な信頼性を確保することができる。   According to such a configuration, the thermal stress generated by the difference between the effective linear expansion coefficient of the insulating substrate 13 and the linear expansion coefficient of the cooling member 12 is caused by plastic deformation of the (pure aluminum material) of the thermal stress absorbing member 1. Can be reduced. By adopting aluminum having a purity of 99.5% or more, even when the bonding material 23 is made of solder (high strength solder), the yield stress (or proof stress) of the bonding material 23 is determined from the yield stress of the thermal stress absorbing member 1. It is possible to set a large value, and it is possible to ensure sufficient reliability with respect to the temperature cycle while employing relatively inexpensive solder for the bonding material 23.

また、本実施形態によれば、熱伝導金属部材2が、純度99.0%未満のアルミニウム合金で構成されている。   Moreover, according to this embodiment, the heat conductive metal member 2 is comprised with the aluminum alloy of purity less than 99.0%.

このような構成によれば、純アルミニウムである熱応力吸収部材1と熱伝導金属部材2との接合が容易であり、コスト、重量、機械強度および耐腐食性の観点で望ましい。さらに、ウォータージャケット21にも軽量、高耐食性およびコストの観点からアルミニウム合金(アルミダイキャスト)を用いることが一般的であるが、この構造によれば、溶接ができ、かつ、シール構造が不要となるため、安価に製造できる。また、同様の素材を用いることで機械特性のミスマッチを抑制することができる。   According to such a configuration, joining of the thermal stress absorbing member 1 made of pure aluminum and the heat conductive metal member 2 is easy, which is desirable from the viewpoint of cost, weight, mechanical strength, and corrosion resistance. Furthermore, it is common to use an aluminum alloy (aluminum die-cast) from the viewpoint of light weight, high corrosion resistance, and cost for the water jacket 21, but according to this structure, welding is possible and a seal structure is unnecessary. Therefore, it can be manufactured at low cost. Moreover, the mismatch of a mechanical characteristic can be suppressed by using the same raw material.

また、本実施形態によれば、半導体装置が、冷却部材12における熱伝導金属部材2に接続された、アルミニウム合金で構成されるジャケット部材としてのウォータージャケット21を備える。   According to the present embodiment, the semiconductor device includes the water jacket 21 as a jacket member made of an aluminum alloy connected to the heat conducting metal member 2 in the cooling member 12.

このような構成によれば、ウォータージャケット21がアルミニウム合金(アルミダイキャスト)で構成されるため、冷却部材12との固定およびシールが溶接ででき、特別なシール構造が不要となる。よって、安価に製造できる。また、同様の素材を用いることで機械特性のミスマッチを抑制することができる。   According to such a configuration, since the water jacket 21 is made of an aluminum alloy (aluminum die cast), the cooling member 12 can be fixed and sealed by welding, and a special seal structure is not required. Therefore, it can be manufactured at low cost. Moreover, the mismatch of a mechanical characteristic can be suppressed by using the same raw material.

また、本実施形態によれば、半導体装置の製造方法が、絶縁基板13を用意する工程と、絶縁基板13上に半導体チップ11を配置する工程と、冷却部材12を形成する工程と、絶縁基板13裏面に、接合材23を介して冷却部材12の熱応力吸収部材1側を接合させる工程とを備える。   Further, according to the present embodiment, the method for manufacturing a semiconductor device includes a step of preparing the insulating substrate 13, a step of disposing the semiconductor chip 11 on the insulating substrate 13, a step of forming the cooling member 12, and the insulating substrate. And a step of bonding the thermal stress absorbing member 1 side of the cooling member 12 to the back surface via the bonding material 23.

絶縁基板13を用意する工程とは、絶縁板としての絶縁セラミックス6と、絶縁セラミックス6両面に設けられた導板5および導板7とを備える絶縁基板13を用意する工程である。   The step of preparing the insulating substrate 13 is a step of preparing the insulating substrate 13 including the insulating ceramic 6 as an insulating plate and the conductive plate 5 and the conductive plate 7 provided on both surfaces of the insulating ceramic 6.

冷却部材12を形成する工程とは、アルミニウムで構成される熱応力吸収部材1と熱伝導金属部材2とを熱間圧延することで一体化させ、複合部材である冷却部材12を形成する工程である。   The step of forming the cooling member 12 is a step of forming the cooling member 12 which is a composite member by integrating the thermal stress absorbing member 1 and the heat conducting metal member 2 made of aluminum by hot rolling. is there.

なお、熱応力吸収部材1の降伏応力は、接合材23の降伏応力より小さい。   Note that the yield stress of the thermal stress absorbing member 1 is smaller than the yield stress of the bonding material 23.

このような構成によれば、絶縁基板13の実効線膨張係数と、冷却部材12の熱膨張係数との差に起因する熱応力を、シンプルな構造である熱応力吸収部材1を用いることで緩和することができる。よって、熱伝達性、工作性、信頼性およびコストを満足させることができる。   According to such a configuration, the thermal stress caused by the difference between the effective linear expansion coefficient of the insulating substrate 13 and the thermal expansion coefficient of the cooling member 12 is reduced by using the thermal stress absorbing member 1 having a simple structure. can do. Therefore, heat transferability, workability, reliability, and cost can be satisfied.

<第2実施形態>
<構成>
図8は、本実施形態に関する半導体装置の構造を示す断面図である。絶縁基板13aの導板5aおよび導板7aが銅または銅合金で形成されている所謂DBC基板(ダイレクトボンデッドカッパー基板、銅貼り基板)のような場合、図8に示されるように、冷却部材12の熱応力吸収部材1(純アルミニウム板)上に接合され、一体化している線膨張係数調整層31を設けてもよい。
Second Embodiment
<Configuration>
FIG. 8 is a cross-sectional view showing the structure of the semiconductor device according to this embodiment. In the case of a so-called DBC substrate (direct bonded copper substrate, copper-clad substrate) in which the conductive plate 5a and the conductive plate 7a of the insulating substrate 13a are formed of copper or a copper alloy, as shown in FIG. It is also possible to provide a linear expansion coefficient adjusting layer 31 that is joined to and integrated with 12 thermal stress absorbing members 1 (pure aluminum plate).

この線膨張係数調整層31は、DBC基板の導板(導板5aおよび導板7a)と同様の銅または銅合金から形成されていることが好ましい。また、その形成方法としては、冷却部材12の熱応力吸収部材1側と銅板(線膨張係数調整層31)とを、ろう付け等で接合して一体化する方法であってもよいし、冷却部材12の熱応力吸収部材1側に、コールドスプレー法または溶射法等で、銅の膜として線膨張係数調整層31を形成する方法であってもよい。特にコールドスプレー法は、比較的安価で大面積に銅の厚膜を形成できるので好ましい。   The linear expansion coefficient adjusting layer 31 is preferably formed from the same copper or copper alloy as the conductive plates (conductive plate 5a and conductive plate 7a) of the DBC substrate. Moreover, as the formation method, the method of joining by integrating the thermal stress absorption member 1 side of the cooling member 12 and the copper plate (linear expansion coefficient adjusting layer 31) by brazing or the like may be used. A method of forming the linear expansion coefficient adjustment layer 31 as a copper film on the thermal stress absorbing member 1 side of the member 12 by a cold spray method or a thermal spraying method may be used. In particular, the cold spray method is preferable because it is relatively inexpensive and can form a thick copper film over a large area.

そして、絶縁基板13a裏面に、接合材23を介して、線膨張係数調整層31を接合させる。   Then, the linear expansion coefficient adjustment layer 31 is bonded to the back surface of the insulating substrate 13a through the bonding material 23.

このような構成によれば、接合材23の上下面両側が同じ材料からなる部材となるため、接合材23に加わる熱応力が均等化され、絶縁基板13aと冷却部材12との間の接合信頼性がより一層向上する。特に、接合材23が半田の場合、効果は顕著である。   According to such a configuration, since both the upper and lower surfaces of the bonding material 23 are members made of the same material, the thermal stress applied to the bonding material 23 is equalized, and the bonding reliability between the insulating substrate 13a and the cooling member 12 is ensured. The property is further improved. In particular, when the bonding material 23 is solder, the effect is remarkable.

<変形例>
図9は、本実施形態に関する半導体装置の構造の他の例を示す断面図である。図9に示されるように、絶縁基板13bの導板5bは、銅板51とアルミニウム板52とから構成される。また、絶縁基板13bの導板7bは、アルミニウム板72と銅板71とから構成される。銅板51および銅板71は、銅または銅合金で構成される。アルミニウム板52およびアルミニウム板72は、アルミニウムまたはアルミニウム合金で構成される。
<Modification>
FIG. 9 is a cross-sectional view showing another example of the structure of the semiconductor device according to this embodiment. As shown in FIG. 9, the conductive plate 5 b of the insulating substrate 13 b is composed of a copper plate 51 and an aluminum plate 52. The conductive plate 7 b of the insulating substrate 13 b is composed of an aluminum plate 72 and a copper plate 71. The copper plate 51 and the copper plate 71 are made of copper or a copper alloy. Aluminum plate 52 and aluminum plate 72 are made of aluminum or an aluminum alloy.

導板5b、絶縁セラミックス6および導板7bがすべて一体となった絶縁基板13bのように、導板7bの表面側が銅(銅板71)である場合は、上記の場合と同様に、熱応力吸収部材1の上に一体化してなる線膨張係数調整層31を設けることにより、上記と同様の効果を得ることができる。   When the surface side of the conductive plate 7b is copper (copper plate 71) as in the case of the insulating substrate 13b in which the conductive plate 5b, the insulating ceramic 6 and the conductive plate 7b are all integrated, as in the above case, the thermal stress is absorbed. By providing the linear expansion coefficient adjusting layer 31 integrally formed on the member 1, the same effect as described above can be obtained.

さらに、アルミニウム板72(さらにはアルミニウム板52)が、少なくとも純度99.5%以上、望ましくは99.9%以上の純アルミニウムである場合、絶縁基板13bの絶縁セラミックス主因の熱応力が緩和されるため、絶縁基板13bと冷却部材12との間の接合信頼性はさらに向上する。   Furthermore, when the aluminum plate 72 (and also the aluminum plate 52) is pure aluminum having a purity of at least 99.5% or more, preferably 99.9% or more, the thermal stress of the insulating ceramic main cause of the insulating substrate 13b is relieved. Therefore, the bonding reliability between the insulating substrate 13b and the cooling member 12 is further improved.

<効果>
本実施形態によれば、導板7a、または導板7bの接合材23と接触する部分である銅板71は、銅または銅合金で構成されている。そして半導体装置は、絶縁基板裏面に、接合材23を介して接合された、銅または銅合金で構成される線膨張係数調整層31を備えている。冷却部材12は、線膨張係数調整層31にさらに接合されている。
<Effect>
According to this embodiment, the copper plate 71 which is a part which contacts the joining material 23 of the conducting plate 7a or the conducting plate 7b is made of copper or a copper alloy. The semiconductor device includes a linear expansion coefficient adjustment layer 31 made of copper or a copper alloy bonded to the back surface of the insulating substrate via the bonding material 23. The cooling member 12 is further joined to the linear expansion coefficient adjustment layer 31.

このような構成によれば、絶縁基板の導板に熱伝導率の高い銅を用いる所謂DBC基板の場合、接合材23に接触する部分の導板(導板7aまたは銅板71)と同様の銅または銅合金で構成される線膨張係数調整層31を、絶縁基板裏面に接合材23を介して接合させることで、接合材23を挟む両側の部材に熱応力が均等化され、絶縁基板と冷却部材12との間の接合信頼性が向上する。特に、接合材23が半田で構成される場合、その効果は顕著である。   According to such a configuration, in the case of a so-called DBC substrate using copper having high thermal conductivity for the conductive plate of the insulating substrate, the same copper as the conductive plate (conductive plate 7a or copper plate 71) of the portion in contact with the bonding material 23. Alternatively, the linear expansion coefficient adjusting layer 31 made of a copper alloy is bonded to the back surface of the insulating substrate via the bonding material 23, so that the thermal stress is equalized on the members on both sides of the bonding material 23, and the insulating substrate and the cooling layer are cooled. The joint reliability with the member 12 is improved. In particular, when the bonding material 23 is made of solder, the effect is remarkable.

また、本実施形態によれば、導板5bおよび導板7bが、銅または銅合金と、アルミニウムまたはアルミニウム合金との積層構造で構成されている。   Moreover, according to this embodiment, the conducting plate 5b and the conducting plate 7b are configured by a laminated structure of copper or copper alloy and aluminum or aluminum alloy.

このような構成によれば、導板として、熱伝導率の高い銅と塑性変形しやすいアルミニウムとが積層された積層構造を用いる場合に、接合材23に接触する部分の導板(銅板71)と同様の銅または銅合金で構成される線膨張係数調整層31を、絶縁基板13b裏面に接合材23を介して接合させることで、接合材23を挟む両側の部材に熱応力が均等化され、絶縁基板13bと冷却部材12との間の接合信頼性が向上する。特に、接合材23が半田で構成される場合、その効果は顕著である。   According to such a configuration, when a laminated structure in which copper having high thermal conductivity and aluminum that is easily plastically deformed is used as the conducting plate, a portion of the conducting plate (copper plate 71) that contacts the bonding material 23 is used. The thermal expansion is equalized on the members on both sides of the bonding material 23 by bonding the linear expansion coefficient adjustment layer 31 made of the same copper or copper alloy to the back surface of the insulating substrate 13b via the bonding material 23. Further, the bonding reliability between the insulating substrate 13b and the cooling member 12 is improved. In particular, when the bonding material 23 is made of solder, the effect is remarkable.

また、本実施形態によれば、導板5bおよび導板7bが、純度99.5%以上のアルミニウムで構成される層を含む。   Moreover, according to this embodiment, the conducting plate 5b and the conducting plate 7b include a layer made of aluminum having a purity of 99.5% or more.

このような構成によれば、絶縁基板13bの絶縁セラミックス6主因の熱応力が緩和されるので、絶縁基板13bと冷却部材12との間の接合信頼性が向上する。   According to such a configuration, the thermal stress due to the insulating ceramic 6 of the insulating substrate 13b is relieved, so that the bonding reliability between the insulating substrate 13b and the cooling member 12 is improved.

また、本実施形態によれば、半導体装置の製造方法が、絶縁基板を用意する工程と、絶縁基板上に半導体チップ11を配置する工程と、冷却部材12を形成する工程と、線膨張係数調整層31を形成する工程と、絶縁基板裏面に、接合材23を介して、線膨張係数調整層31を接合させる工程とを備える。   Further, according to the present embodiment, the method for manufacturing a semiconductor device includes a step of preparing an insulating substrate, a step of disposing the semiconductor chip 11 on the insulating substrate, a step of forming the cooling member 12, and a linear expansion coefficient adjustment. The step of forming the layer 31 and the step of bonding the linear expansion coefficient adjusting layer 31 to the back surface of the insulating substrate via the bonding material 23 are provided.

絶縁基板を用意する工程とは、絶縁板としての絶縁セラミックス6と、絶縁セラミックス6両面に設けられた導板とを備える絶縁基板を用意する工程である。   The step of preparing an insulating substrate is a step of preparing an insulating substrate provided with insulating ceramics 6 as insulating plates and conductive plates provided on both surfaces of the insulating ceramics 6.

冷却部材12を形成する工程とは、アルミニウムで構成される熱応力吸収部材1と熱伝導金属部材2とから、複合部材である冷却部材12を形成する工程である。   The step of forming the cooling member 12 is a step of forming the cooling member 12 that is a composite member from the thermal stress absorbing member 1 and the heat conducting metal member 2 made of aluminum.

線膨張係数調整層31を形成する工程とは、冷却部材12の熱応力吸収部材1側に、コールドスプレー法を用いて、銅または銅合金で構成される線膨張係数調整層31を形成する工程である。   The step of forming the linear expansion coefficient adjustment layer 31 is a step of forming the linear expansion coefficient adjustment layer 31 made of copper or a copper alloy on the thermal stress absorbing member 1 side of the cooling member 12 using a cold spray method. It is.

なお、熱応力吸収部材1の降伏応力は、接合材23の降伏応力より小さく、導板7aまたは導板7bの少なくとも接合材23と接触する部分は、銅または銅合金で構成されている。   Note that the yield stress of the thermal stress absorbing member 1 is smaller than the yield stress of the bonding material 23, and at least the portion of the conductive plate 7a or the conductive plate 7b that contacts the bonding material 23 is made of copper or a copper alloy.

このような構成によれば、絶縁基板の導板に熱伝導率の高い銅を用いる所謂DBC基板の場合、接合材23に接触する部分の導板(導板7aまたは銅板71)と同様の銅または銅合金で構成される線膨張係数調整層31を、絶縁基板裏面に接合材23を介して接合させることで、接合材23を挟む両側の部材に熱応力が均等化され、絶縁基板と冷却部材12との間の接合信頼性が向上する。特に、線膨張係数調整層31を形成するコールドスプレー法は、銅の膜として線膨張係数調整層31を形成する方法であり、比較的安価で大面積に銅の厚膜を形成できるので好ましい。   According to such a configuration, in the case of a so-called DBC substrate using copper having high thermal conductivity for the conductive plate of the insulating substrate, the same copper as the conductive plate (conductive plate 7a or copper plate 71) of the portion in contact with the bonding material 23. Alternatively, the linear expansion coefficient adjusting layer 31 made of a copper alloy is bonded to the back surface of the insulating substrate via the bonding material 23, so that the thermal stress is equalized on the members on both sides of the bonding material 23, and the insulating substrate and the cooling layer are cooled. The joint reliability with the member 12 is improved. In particular, the cold spray method for forming the linear expansion coefficient adjustment layer 31 is a method of forming the linear expansion coefficient adjustment layer 31 as a copper film, and is preferable because a thick copper film can be formed over a large area at a relatively low cost.

上記各実施形態では、各構成要素の材質、材料、寸法、形状、相対的配置関係または実施の条件等についても記載している場合があるが、これらはすべての局面において例示であって、本発明が記載されたものに限られることはない。よって、例示されていない無数の変形例が、本発明の範囲内において想定される。例えば、任意の構成要素を変形する場合または省略する場合、さらには、少なくとも1つの実施形態における少なくとも1つの構成要素を抽出し、他の実施形態の構成要素と組み合わせる場合が含まれる。   In each of the above embodiments, the material, material, size, shape, relative arrangement relationship, or implementation condition of each component may be described, but these are examples in all aspects, and The invention is not limited to that described. Thus, countless variations not illustrated are envisaged within the scope of the present invention. For example, a case where an arbitrary component is modified or omitted, and a case where at least one component in at least one embodiment is extracted and combined with a component in another embodiment are included.

1 熱応力吸収部材、2 熱伝導金属部材、5,5a,5b,7,7a,7b 導板、6 絶縁セラミックス、8 エポキシ樹脂、9 リードフレーム、11 半導体チップ、12 冷却部材、13,13a,13b 絶縁基板、21 ウォータージャケット、22 ダイボンド材、23,24 接合材、31 線膨張係数調整層、51,71 銅板、52,72 アルミニウム板、101,102 厚み。   DESCRIPTION OF SYMBOLS 1 Thermal stress absorption member, 2 Thermal conductive metal member, 5, 5a, 5b, 7, 7a, 7b Conductor plate, 6 Insulating ceramics, 8 Epoxy resin, 9 Lead frame, 11 Semiconductor chip, 12 Cooling member, 13, 13a, 13b Insulating substrate, 21 Water jacket, 22 Die bond material, 23, 24 Bonding material, 31 Linear expansion coefficient adjustment layer, 51, 71 Copper plate, 52, 72 Aluminum plate, 101, 102 Thickness.

本発明の一態様に関する半導体装置は、絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板と、前記絶縁基板上に設けられた半導体チップと、前記絶縁基板裏面に、接合材を介して接合された冷却部材と、アルミニウム合金で構成される冷却器ジャケットとからなる冷却器とを備え、前記冷却部材は、アルミニウムで構成される熱応力吸収部材とアルミニウム合金で構成される熱伝導金属部材とが一体となった複合部材であり、前記熱伝導金属部材の前記熱応力吸収部材と接続する面とは反対側の面において、突起または溝が形成され、前記熱応力吸収部材は、前記絶縁基板裏面と接合する側に配置され、前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さいことを特徴とする。 A semiconductor device according to one embodiment of the present invention includes an insulating substrate including an insulating plate and a conductive plate provided on both surfaces of the insulating plate, a semiconductor chip provided on the insulating substrate, and a back surface of the insulating substrate. A cooling member comprising a cooling member joined via a material and a cooler jacket made of an aluminum alloy , wherein the cooling member is made of a thermal stress absorbing member made of aluminum and an aluminum alloy A heat conductive metal member is an integrated composite member, and a protrusion or a groove is formed on the surface of the heat conductive metal member opposite to the surface connected to the heat stress absorbing member, and the heat stress absorbing member Is arranged on the side to be bonded to the back surface of the insulating substrate, and the yield stress of the thermal stress absorbing member is smaller than the yield stress of the bonding material.

本発明の別の態様に関する半導体装置は、絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板と、前記絶縁基板上に設けられた半導体チップと、前記絶縁基板裏面に接合された冷却部材と、アルミニウム合金で構成される冷却器ジャケットとからなる冷却器とを備え、前記冷却部材は、アルミニウムで構成される熱応力吸収部材とアルミニウム合金で構成される熱伝導金属部材とが積み重なった複合部材であり、前記熱伝導金属部材の前記熱応力吸収部材と接続する面とは反対側の面において、突起または溝が形成され、前記熱応力吸収部材は、前記絶縁基板裏面と接合する側に配置され、前記熱応力吸収部材が、純度99.5%以上のアルミニウムで構成されていることを特徴とする。
A semiconductor device according to another aspect of the present invention includes an insulating substrate including an insulating plate and a conductive plate provided on both surfaces of the insulating plate, a semiconductor chip provided on the insulating substrate, and a back surface of the insulating substrate. And a cooler comprising a cooler jacket made of an aluminum alloy , wherein the cooling member comprises a thermal stress absorbing member made of aluminum and a thermally conductive metal member made of aluminum alloy Are stacked , and a protrusion or a groove is formed on the surface of the heat conducting metal member opposite to the surface connected to the heat stress absorbing member, and the heat stress absorbing member is connected to the back surface of the insulating substrate. It is arrange | positioned at the side to join and the said thermal-stress absorption member is comprised with the aluminum of purity 99.5% or more, It is characterized by the above-mentioned.

本発明の一態様に関する半導体装置の製造方法は、(a)絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板を用意する工程と、(b)前記絶縁基板上に半導体チップを配置する工程と、(c)アルミニウムで構成される熱応力吸収部材とアルミニウム合金で構成される熱伝導金属部材とを熱間圧延することで一体化させ、複合部材である冷却部材を形成する工程と、(d)前記絶縁基板裏面に、接合材を介して前記冷却部材の前記熱応力吸収部材側を接合させる工程とを備え、前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さいことを特徴とする。 A method of manufacturing a semiconductor device according to an aspect of the present invention includes: (a) preparing an insulating substrate including an insulating plate and conductive plates provided on both surfaces of the insulating plate; and (b) a semiconductor on the insulating substrate. The step of arranging the chip and (c) the heat stress absorbing member made of aluminum and the heat conducting metal member made of aluminum alloy are integrated by hot rolling to form a cooling member which is a composite member And (d) bonding the thermal stress absorbing member side of the cooling member to the back surface of the insulating substrate via a bonding material, wherein the yield stress of the thermal stress absorbing member is It is characterized by being smaller than the yield stress.

本発明の別の態様に関する半導体装置の製造方法は、(a)絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板を用意する工程と、(b)前記絶縁基板上に半導体チップを配置する工程と、(c)アルミニウムで構成される熱応力吸収部材とアルミニウム合金で構成される熱伝導金属部材とから、複合部材である冷却部材を形成する工程と、(d)前記冷却部材の前記熱応力吸収部材側に、コールドスプレー法を用いて、銅または銅合金で構成される線膨張係数調整層を形成する工程と、(e)前記絶縁基板裏面に、接合材を介して、前記線膨張係数調整層を接合させる工程とを備え、前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さく、前記導板の少なくとも前記接合材と接触する部分は、銅または銅合金で構成されていることを特徴とする。
A method of manufacturing a semiconductor device according to another aspect of the present invention includes: (a) preparing an insulating substrate including an insulating plate and a conductive plate provided on both surfaces of the insulating plate; and (b) on the insulating substrate. A step of disposing a semiconductor chip; (c) a step of forming a cooling member which is a composite member from a thermal stress absorbing member made of aluminum and a heat conductive metal member made of aluminum alloy ; Forming a linear expansion coefficient adjusting layer made of copper or a copper alloy on the thermal stress absorbing member side of the cooling member using a cold spray method; and (e) a bonding material on the back surface of the insulating substrate. A step of bonding the linear expansion coefficient adjusting layer, wherein a yield stress of the thermal stress absorbing member is smaller than a yield stress of the bonding material, and at least a portion of the conductive plate that contacts the bonding material is copper. Or with copper alloy Made is characterized in that is.

Claims (14)

絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板と、
前記絶縁基板上に設けられた半導体チップと、
前記絶縁基板裏面に、接合材を介して接合された冷却部材とを備え、
前記冷却部材は、アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とが一体となった複合部材であり、
前記熱応力吸収部材は、前記絶縁基板裏面と接合する側に配置され、
前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さいことを特徴とする、
半導体装置。
An insulating substrate comprising an insulating plate and conductive plates provided on both sides of the insulating plate;
A semiconductor chip provided on the insulating substrate;
A cooling member bonded to the rear surface of the insulating substrate via a bonding material;
The cooling member is a composite member in which a thermal stress absorbing member made of aluminum and a heat conductive metal member are integrated,
The thermal stress absorbing member is disposed on the side to be bonded to the back surface of the insulating substrate,
The yield stress of the thermal stress absorbing member is smaller than the yield stress of the bonding material,
Semiconductor device.
前記冷却部材に複数の絶縁基板を配置してなる、
請求項1に記載の半導体装置。
A plurality of insulating substrates are arranged on the cooling member.
The semiconductor device according to claim 1.
前記熱応力吸収部材が、純度99.5%以上のアルミニウムで構成されていることを特徴とする、
請求項1または2に記載の半導体装置。
The thermal stress absorbing member is made of aluminum having a purity of 99.5% or more,
The semiconductor device according to claim 1.
前記導板の少なくとも前記接合材と接触する部分は、銅または銅合金で構成され、
前記冷却部材と一体としてなる銅または銅合金で構成される線膨張係数調整層を備える部材が、前記絶縁基板裏面に、前記接合材を介して接合されていることを特徴とする、
請求項1から3のうちのいずれか1項に記載の半導体装置。
At least a portion of the conductive plate that comes into contact with the bonding material is made of copper or a copper alloy,
A member including a linear expansion coefficient adjustment layer made of copper or a copper alloy integrated with the cooling member is bonded to the back surface of the insulating substrate via the bonding material.
The semiconductor device according to claim 1.
前記導板が、銅または銅合金と、アルミニウムまたはアルミニウム合金との積層構造で構成されていることを特徴とする、
請求項4に記載の半導体装置。
The conductive plate is composed of a laminated structure of copper or a copper alloy and aluminum or an aluminum alloy,
The semiconductor device according to claim 4.
前記導板が、純度99.5%以上のアルミニウムで構成される層を含むことを特徴とする、
請求項5に記載の半導体装置。
The conductive plate includes a layer composed of aluminum having a purity of 99.5% or more,
The semiconductor device according to claim 5.
前記熱伝導金属部材が、純度99.0%未満のアルミニウム合金で構成されていることを特徴とする、
請求項1から6のうちのいずれか1項に記載の半導体装置。
The heat conductive metal member is made of an aluminum alloy having a purity of less than 99.0%,
The semiconductor device according to claim 1.
前記冷却部材における前記熱伝導金属部材に接続された、アルミニウム合金で構成されるジャケット部材をさらに備えることを特徴とする、
請求項1から7のうちのいずれか1項に記載の半導体装置。
Further comprising a jacket member made of an aluminum alloy connected to the heat conducting metal member in the cooling member,
The semiconductor device according to claim 1.
前記半導体チップがSiCで構成されていることを特徴とする、
請求項1から8のうちのいずれか1項に記載の半導体装置。
The semiconductor chip is made of SiC,
The semiconductor device according to claim 1.
前記冷却部材は、アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とが一体となった複合部材であり、熱伝導金属部材の厚みが1mm以上10mm以下であり、熱応力吸収部材の厚みは、該熱伝導金属部材の厚み以下であることを特徴とする、
請求項1から9のうちのいずれか1項に記載の半導体装置。
The cooling member is a composite member in which a heat stress absorbing member made of aluminum and a heat conducting metal member are integrated, and the thickness of the heat conducting metal member is not less than 1 mm and not more than 10 mm, and the thickness of the heat stress absorbing member is Is less than or equal to the thickness of the thermally conductive metal member,
The semiconductor device according to claim 1.
絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板と、
前記絶縁基板上に設けられた半導体チップと、
前記絶縁基板裏面に接合された冷却部材とを備え、
前記冷却部材は、アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とが積み重なった複合部材であり、
前記熱応力吸収部材は、前記絶縁基板裏面と接合する側に配置され、
前記熱応力吸収部材が、純度99.5%以上のアルミニウムで構成されていることを特徴とする、
半導体装置。
An insulating substrate comprising an insulating plate and conductive plates provided on both sides of the insulating plate;
A semiconductor chip provided on the insulating substrate;
A cooling member bonded to the back surface of the insulating substrate,
The cooling member is a composite member in which a heat stress absorbing member made of aluminum and a heat conductive metal member are stacked,
The thermal stress absorbing member is disposed on the side to be bonded to the back surface of the insulating substrate,
The thermal stress absorbing member is made of aluminum having a purity of 99.5% or more,
Semiconductor device.
前記冷却部材は、アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とが一体となった複合部材であり、熱伝導金属部材の厚みが1mm以上10mm以下であり、熱応力吸収部材の厚みは、該熱伝導金属部材の厚み以下であることを特徴とする、
請求項11に記載の半導体装置。
The cooling member is a composite member in which a heat stress absorbing member made of aluminum and a heat conducting metal member are integrated, and the thickness of the heat conducting metal member is not less than 1 mm and not more than 10 mm, and the thickness of the heat stress absorbing member is Is less than or equal to the thickness of the thermally conductive metal member,
The semiconductor device according to claim 11.
(a)絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板を用意する工程と、
(b)前記絶縁基板上に半導体チップを配置する工程と、
(c)アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とを熱間圧延することで一体化させ、複合部材である冷却部材を形成する工程と、
(d)前記絶縁基板裏面に、接合材を介して前記冷却部材の前記熱応力吸収部材側を接合させる工程とを備え、
前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さいことを特徴とする、
半導体装置の製造方法。
(A) preparing an insulating substrate comprising an insulating plate and a conductive plate provided on both surfaces of the insulating plate;
(B) disposing a semiconductor chip on the insulating substrate;
(C) a step of forming a cooling member which is a composite member by integrating the thermal stress absorbing member and the heat conductive metal member made of aluminum by hot rolling;
(D) a step of bonding the thermal stress absorbing member side of the cooling member to the back surface of the insulating substrate via a bonding material;
The yield stress of the thermal stress absorbing member is smaller than the yield stress of the bonding material,
A method for manufacturing a semiconductor device.
(a)絶縁板と、前記絶縁板両面に設けられた導板とを備える絶縁基板を用意する工程と、
(b)前記絶縁基板上に半導体チップを配置する工程と、
(c)アルミニウムで構成される熱応力吸収部材と熱伝導金属部材とから、複合部材である冷却部材を形成する工程と、
(d)前記冷却部材の前記熱応力吸収部材側に、コールドスプレー法を用いて、銅または銅合金で構成される線膨張係数調整層を形成する工程と、
(e)前記絶縁基板裏面に、接合材を介して、前記線膨張係数調整層を接合させる工程とを備え、
前記熱応力吸収部材の降伏応力が、前記接合材の降伏応力より小さく、
前記導板の少なくとも前記接合材と接触する部分は、銅または銅合金で構成されていることを特徴とする、
半導体装置の製造方法。
(A) preparing an insulating substrate comprising an insulating plate and a conductive plate provided on both surfaces of the insulating plate;
(B) disposing a semiconductor chip on the insulating substrate;
(C) forming a cooling member which is a composite member from a thermal stress absorbing member made of aluminum and a heat conductive metal member;
(D) forming a linear expansion coefficient adjustment layer made of copper or a copper alloy on the thermal stress absorbing member side of the cooling member using a cold spray method;
(E) a step of bonding the linear expansion coefficient adjustment layer to the back surface of the insulating substrate via a bonding material;
The yield stress of the thermal stress absorbing member is smaller than the yield stress of the bonding material,
At least a portion of the conductive plate that contacts the bonding material is made of copper or a copper alloy,
A method for manufacturing a semiconductor device.
JP2015534025A 2013-08-28 2014-05-21 Semiconductor device and manufacturing method thereof Expired - Fee Related JP6199397B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2013176218 2013-08-28
JP2013176218 2013-08-28
PCT/JP2014/063466 WO2015029511A1 (en) 2013-08-28 2014-05-21 Semiconductor device and production method therefor

Publications (2)

Publication Number Publication Date
JPWO2015029511A1 true JPWO2015029511A1 (en) 2017-03-02
JP6199397B2 JP6199397B2 (en) 2017-09-20

Family

ID=52586093

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015534025A Expired - Fee Related JP6199397B2 (en) 2013-08-28 2014-05-21 Semiconductor device and manufacturing method thereof

Country Status (3)

Country Link
JP (1) JP6199397B2 (en)
CN (1) CN205752150U (en)
WO (1) WO2015029511A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017098520A (en) * 2015-11-12 2017-06-01 日本発條株式会社 Laminate, power module and method of manufacturing laminate

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6460921B2 (en) * 2015-06-15 2019-01-30 三菱電機株式会社 Cooling device for power semiconductor device and manufacturing method thereof
JP6750263B2 (en) * 2016-03-18 2020-09-02 富士電機株式会社 Power semiconductor module
JP6407216B2 (en) * 2016-08-10 2018-10-17 株式会社東芝 Semiconductor module and production method thereof
JP2018182198A (en) * 2017-04-19 2018-11-15 株式会社東芝 Semiconductor device
JP7043794B2 (en) * 2017-11-06 2022-03-30 三菱マテリアル株式会社 How to manufacture a board for a power module with a heat sink and a board for a power module with a heat sink
JP2021082617A (en) * 2018-03-12 2021-05-27 株式会社東芝 Semiconductor device
JP7259303B2 (en) * 2018-12-10 2023-04-18 三菱マテリアル株式会社 Insulated circuit board with heat sink and electronic component module
JP7088224B2 (en) * 2019-03-19 2022-06-21 株式会社デンソー Semiconductor modules and semiconductor devices used for them
JP7069082B2 (en) * 2019-05-08 2022-05-17 三菱電機株式会社 Power semiconductor devices and their manufacturing methods
WO2020245975A1 (en) 2019-06-06 2020-12-10 三菱電機株式会社 Warpage control structure for metal base plate, semiconductor module, and inverter device
JP7351209B2 (en) 2019-12-17 2023-09-27 富士電機株式会社 semiconductor equipment
JP2021097146A (en) 2019-12-18 2021-06-24 富士電機株式会社 Semiconductor device
TWI755087B (en) * 2020-10-07 2022-02-11 艾姆勒車電股份有限公司 Igbt package structure
US11508642B2 (en) 2020-12-30 2022-11-22 Amulaire Thermal Technology, Inc. Power module package structure
DE102022209698A1 (en) * 2022-09-15 2024-03-21 Robert Bosch Gesellschaft mit beschränkter Haftung Cooler through which fluid can flow for cooling a power module

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6486538A (en) * 1987-06-30 1989-03-31 Sumitomo Electric Industries Member for semiconductor device
JP2002033423A (en) * 2000-07-17 2002-01-31 Denki Kagaku Kogyo Kk Module structure
JP2003007939A (en) * 2001-06-19 2003-01-10 Mitsubishi Materials Corp Ceramic circuit board with heat sink and manufacturing method therefor
JP2004152971A (en) * 2002-10-30 2004-05-27 Mitsubishi Materials Corp Ceramic circuit board with heat sink and its manufacturing method
JP2004152972A (en) * 2002-10-30 2004-05-27 Mitsubishi Materials Corp Ceramic circuit board with heat sink and its manufacturing method
JP2004241567A (en) * 2003-02-05 2004-08-26 Nhk Spring Co Ltd Composite material and method for manufacturing the same
JP2007013028A (en) * 2005-07-04 2007-01-18 Denki Kagaku Kogyo Kk Ceramic circuit board and power control component using same
JP2007281412A (en) * 2006-03-17 2007-10-25 Toyota Central Res & Dev Lab Inc Power semiconductor module
JP2008226916A (en) * 2007-03-08 2008-09-25 Sumitomo Electric Ind Ltd Heat dissipation component and manufacturing method thereof, and heat dissipation structure
JP2010172929A (en) * 2009-01-29 2010-08-12 Sumitomo Light Metal Ind Ltd Method for manufacturing aluminum clad material for heating component cooling device
JP2011035308A (en) * 2009-08-05 2011-02-17 Mitsubishi Materials Corp Radiator plate, semiconductor device, and method of manufacturing radiator plate
JP2013153116A (en) * 2012-01-25 2013-08-08 Nakamura Mfg Co Ltd Heating body cooling device
JP2013165298A (en) * 2013-05-17 2013-08-22 Toyota Industries Corp Liquid cooling device

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6486538A (en) * 1987-06-30 1989-03-31 Sumitomo Electric Industries Member for semiconductor device
JP2002033423A (en) * 2000-07-17 2002-01-31 Denki Kagaku Kogyo Kk Module structure
JP2003007939A (en) * 2001-06-19 2003-01-10 Mitsubishi Materials Corp Ceramic circuit board with heat sink and manufacturing method therefor
JP2004152971A (en) * 2002-10-30 2004-05-27 Mitsubishi Materials Corp Ceramic circuit board with heat sink and its manufacturing method
JP2004152972A (en) * 2002-10-30 2004-05-27 Mitsubishi Materials Corp Ceramic circuit board with heat sink and its manufacturing method
JP2004241567A (en) * 2003-02-05 2004-08-26 Nhk Spring Co Ltd Composite material and method for manufacturing the same
JP2007013028A (en) * 2005-07-04 2007-01-18 Denki Kagaku Kogyo Kk Ceramic circuit board and power control component using same
JP2007281412A (en) * 2006-03-17 2007-10-25 Toyota Central Res & Dev Lab Inc Power semiconductor module
JP2008226916A (en) * 2007-03-08 2008-09-25 Sumitomo Electric Ind Ltd Heat dissipation component and manufacturing method thereof, and heat dissipation structure
JP2010172929A (en) * 2009-01-29 2010-08-12 Sumitomo Light Metal Ind Ltd Method for manufacturing aluminum clad material for heating component cooling device
JP2011035308A (en) * 2009-08-05 2011-02-17 Mitsubishi Materials Corp Radiator plate, semiconductor device, and method of manufacturing radiator plate
JP2013153116A (en) * 2012-01-25 2013-08-08 Nakamura Mfg Co Ltd Heating body cooling device
JP2013165298A (en) * 2013-05-17 2013-08-22 Toyota Industries Corp Liquid cooling device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017098520A (en) * 2015-11-12 2017-06-01 日本発條株式会社 Laminate, power module and method of manufacturing laminate

Also Published As

Publication number Publication date
WO2015029511A1 (en) 2015-03-05
JP6199397B2 (en) 2017-09-20
CN205752150U (en) 2016-11-30

Similar Documents

Publication Publication Date Title
JP6199397B2 (en) Semiconductor device and manufacturing method thereof
KR101215695B1 (en) Heat dissipation device and power module
US10510640B2 (en) Semiconductor device and method for manufacturing semiconductor device
WO2014115677A1 (en) Power module substrate, power module substrate with heat sink, and power module with heat sink
WO2015163452A1 (en) Substrate for power modules, substrate with heat sink for power modules and power module with heat sink
JP2015220382A (en) Power module
CN101789404A (en) Heat radiator
WO2011040313A1 (en) Semiconductor module, process for production thereof
JP2009283741A (en) Semiconductor device
JP2009188088A (en) Thermoelectric apparatus
JP5966512B2 (en) Manufacturing method of power module substrate with heat sink
JP4994123B2 (en) Power semiconductor module
JP2015126168A (en) Power module
JP2019021864A (en) Power module
WO2017183222A1 (en) Semiconductor device and method for manufacturing same
JP6777148B2 (en) Semiconductor device
JP5899680B2 (en) Power semiconductor module
JP5011088B2 (en) Heat dissipation device and power module
KR20180059778A (en) A substrate for a light emitting module, a light emitting module, a substrate for a light emitting module formed with a cooler, and a method for manufacturing a substrate for a light emitting module
JP2008124187A6 (en) Power module base
JP2013120866A (en) Semiconductor device
JP2014143342A (en) Semiconductor module and manufacturing method of the same
JP6316219B2 (en) Power semiconductor module
JP6237058B2 (en) Power module substrate with copper plate and method for manufacturing power module substrate with copper plate
JP2004343035A (en) Heat radiating component, circuit board, and semiconductor device

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170221

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170417

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20170516

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170703

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20170711

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170822

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170823

R150 Certificate of patent or registration of utility model

Ref document number: 6199397

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees