JPS649523A - Adder - Google Patents

Adder

Info

Publication number
JPS649523A
JPS649523A JP63126066A JP12606688A JPS649523A JP S649523 A JPS649523 A JP S649523A JP 63126066 A JP63126066 A JP 63126066A JP 12606688 A JP12606688 A JP 12606688A JP S649523 A JPS649523 A JP S649523A
Authority
JP
Japan
Prior art keywords
specified
equation
pseudo
signal
operands
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63126066A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0424730B2 (enExample
Inventor
Buashiriideisu Sutaamatesu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS649523A publication Critical patent/JPS649523A/ja
Publication of JPH0424730B2 publication Critical patent/JPH0424730B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Error Detection And Correction (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP63126066A 1987-06-25 1988-05-25 Adder Granted JPS649523A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/066,364 US4942548A (en) 1987-06-25 1987-06-25 Parallel adder having removed dependencies

Publications (2)

Publication Number Publication Date
JPS649523A true JPS649523A (en) 1989-01-12
JPH0424730B2 JPH0424730B2 (enExample) 1992-04-27

Family

ID=22069030

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63126066A Granted JPS649523A (en) 1987-06-25 1988-05-25 Adder

Country Status (4)

Country Link
US (1) US4942548A (enExample)
EP (1) EP0296344B1 (enExample)
JP (1) JPS649523A (enExample)
DE (1) DE3854284T2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991015820A1 (en) * 1990-04-04 1991-10-17 International Business Machines Corporation Early scism alu status determination apparatus
JP4531838B2 (ja) 2006-09-28 2010-08-25 富士通株式会社 桁上先見回路および桁上先見方法
US7991820B1 (en) 2007-08-07 2011-08-02 Leslie Imre Sohay One step binary summarizer
US8271572B2 (en) * 2008-10-14 2012-09-18 The Research Foundation Of State University Of New York Generating partial sums

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5384647A (en) * 1976-12-30 1978-07-26 Fujitsu Ltd High-speed adder for binary and decimal
GB2011669B (en) * 1978-01-03 1982-01-13 Ibm Programmable logic array adders
US4157590A (en) * 1978-01-03 1979-06-05 International Business Machines Corporation Programmable logic array adder
US4348736A (en) * 1978-10-05 1982-09-07 International Business Machines Corp. Programmable logic array adder
IL59907A0 (en) * 1980-04-23 1980-06-30 Nathan Grundland Arithmetic logic unit
US4737926A (en) * 1986-01-21 1988-04-12 Intel Corporation Optimally partitioned regenerative carry lookahead adder

Also Published As

Publication number Publication date
EP0296344A2 (en) 1988-12-28
DE3854284T2 (de) 1996-03-28
EP0296344A3 (en) 1991-01-30
JPH0424730B2 (enExample) 1992-04-27
DE3854284D1 (de) 1995-09-14
EP0296344B1 (en) 1995-08-09
US4942548A (en) 1990-07-17

Similar Documents

Publication Publication Date Title
Nowick et al. Speculative completion for the design of high-performance asynchronous dynamic adders
EP0328063A3 (en) Absolute value calculating circuit having a single adder
GB1531919A (en) Arithmetic units
JPS5650439A (en) Binary multiplier cell circuit
JPS6410323A (en) Arithmetically computing apparatus
JPS55103642A (en) Division unit
JPS649523A (en) Adder
JPS6470824A (en) Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device
GB1145676A (en) High speed adder circuit
Lynch et al. The redundant cell adder.
JPS5447539A (en) Digital binary multiplier circuit
JPS57199044A (en) Multiplying device
JPS5557948A (en) Digital adder
JPS5530212A (en) Logical-operation type digital compander
JPS5759245A (en) Double-length multiplier
JPS57196351A (en) Floating point multiplying circuit
JPS5520508A (en) Processor for division
SU1527633A1 (ru) Устройство дл вычислени функции арксинуса
JPS5668833A (en) Shift process system by multiplier
JPS52104909A (en) Electronic musical instrument
JPS57196350A (en) Data processor
GB1390052A (en) Number squaring apparatus
JPS6413624A (en) Multiplication remainder arithmetic unit
JPS5518706A (en) Parallel adder circuit
JPS56158525A (en) Circulation type digital filter