JPS6489525A - Interconnecting structure of circuit board - Google Patents

Interconnecting structure of circuit board

Info

Publication number
JPS6489525A
JPS6489525A JP62247622A JP24762287A JPS6489525A JP S6489525 A JPS6489525 A JP S6489525A JP 62247622 A JP62247622 A JP 62247622A JP 24762287 A JP24762287 A JP 24762287A JP S6489525 A JPS6489525 A JP S6489525A
Authority
JP
Japan
Prior art keywords
circuit boards
regions
laminated
overlap
connecting terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62247622A
Other languages
English (en)
Inventor
Akiteru Rai
Takashi Nukui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP62247622A priority Critical patent/JPS6489525A/ja
Publication of JPS6489525A publication Critical patent/JPS6489525A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Wire Bonding (AREA)
JP62247622A 1987-09-30 1987-09-30 Interconnecting structure of circuit board Pending JPS6489525A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62247622A JPS6489525A (en) 1987-09-30 1987-09-30 Interconnecting structure of circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62247622A JPS6489525A (en) 1987-09-30 1987-09-30 Interconnecting structure of circuit board

Publications (1)

Publication Number Publication Date
JPS6489525A true JPS6489525A (en) 1989-04-04

Family

ID=17166246

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62247622A Pending JPS6489525A (en) 1987-09-30 1987-09-30 Interconnecting structure of circuit board

Country Status (1)

Country Link
JP (1) JPS6489525A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2385557A1 (en) 1999-06-21 2011-11-09 Semiconductor Energy Laboratory Co., Ltd. El display device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2385557A1 (en) 1999-06-21 2011-11-09 Semiconductor Energy Laboratory Co., Ltd. El display device

Similar Documents

Publication Publication Date Title
KR101062260B1 (ko) 집적 회로 조립체
US5841191A (en) Ball grid array package employing raised metal contact rings
GB1362136A (en) Transistor package
JPS58124259A (ja) リードフレームアセンブリ
ES8503196A1 (es) Un metodo de fabricar un modulo de circuito integrado.
US4949220A (en) Hybrid IC with heat sink
KR960706193A (ko) 전도성 트레이스와 리드 프레임 리드를 결합하는 고밀도 집적회로 조립체(a high density integrated circuit assembly combining leadframe leads with conductive traces)
KR100299560B1 (ko) 리드프레임리드와도전성트레이스를조합한고밀도집적회로어셈블리
JPS6427235A (en) Device for interconnection of multiplex integrated circuits
US5399904A (en) Array type semiconductor device having insulating circuit board
US4538143A (en) Light-emitting diode displayer
MY126602A (en) Electronic device and manufacture thereof
GB2083285A (en) Over/under dual in-line chip package
EP0276940A3 (en) Semiconductor chip having external terminals connected to corresponding leads by wires
KR910019222A (ko) 고집적 반도체 장치 및 이를 사용한 반도체 모듈
JPS6489525A (en) Interconnecting structure of circuit board
WO2000077827A3 (de) Niederinduktives halbleiterbauelement
JP2581532B2 (ja) 半導体装置
JPS5732661A (en) Module of semiconductor element having high density
KR860002214A (ko) 모듀울 기판 및 이를 사용한 모듀울
JPH09330952A (ja) プリント回路基板および半導体チップの積層方法
JPS62277753A (ja) 半導体パツケ−ジ
KR20010068513A (ko) 윈도우가 구비된 회로기판을 포함하는 적층 칩 패키지
EP0321239A3 (en) Fabricating method of semiconductor device
JPS629654A (ja) 集積回路装置実装パツケ−ジ