JPS6488855A - Method for checking on-line ram - Google Patents

Method for checking on-line ram

Info

Publication number
JPS6488855A
JPS6488855A JP62247351A JP24735187A JPS6488855A JP S6488855 A JPS6488855 A JP S6488855A JP 62247351 A JP62247351 A JP 62247351A JP 24735187 A JP24735187 A JP 24735187A JP S6488855 A JPS6488855 A JP S6488855A
Authority
JP
Japan
Prior art keywords
ram
check
address
data
writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62247351A
Other languages
Japanese (ja)
Inventor
Takeshi Kurimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP62247351A priority Critical patent/JPS6488855A/en
Publication of JPS6488855A publication Critical patent/JPS6488855A/en
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE:To detect malfunction based on the address defect of a RAM without fail and to improve the reliability of a system by executing the writing and reading of check data while the bit of the address of the RAM is successively 1/0 converted. CONSTITUTION:In case of the RAM check of a RAM area 8000H, the comparing check of the writing/reading of the check data for two bites is executed. Namely, a bit (2<n>-2<2>, 2<1>, 2<0>) of an address line is condition-changed with being successively 1/0 converted and the comparing check of the writing/reading is executed while the condition of 1/0 is changed concerning the 12 bits part from the 2<0> to the 2<11>. As a procedure, at first, the check area of the RAM is escaped in the on-line of a microprocessor to have the RAM and next, comparison between a first address data and first and second check data and the comparison between a second address data and the second check data, etc., are executed. Thus, the malfunction based on the address defect of the RAM is detected without fail and the reliability of the system can be improved.
JP62247351A 1987-09-30 1987-09-30 Method for checking on-line ram Pending JPS6488855A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62247351A JPS6488855A (en) 1987-09-30 1987-09-30 Method for checking on-line ram

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62247351A JPS6488855A (en) 1987-09-30 1987-09-30 Method for checking on-line ram

Publications (1)

Publication Number Publication Date
JPS6488855A true JPS6488855A (en) 1989-04-03

Family

ID=17162119

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62247351A Pending JPS6488855A (en) 1987-09-30 1987-09-30 Method for checking on-line ram

Country Status (1)

Country Link
JP (1) JPS6488855A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03180947A (en) * 1989-12-08 1991-08-06 Fujitsu Ltd Initial diagnostic system for ram
JP2002099498A (en) * 2000-09-25 2002-04-05 Mitsubishi Electric Corp Program performance device and program development support device
JP2007249343A (en) * 2006-03-14 2007-09-27 Nec Corp Fault monitoring apparatus, cluster system, and fault monitoring method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03180947A (en) * 1989-12-08 1991-08-06 Fujitsu Ltd Initial diagnostic system for ram
JP2002099498A (en) * 2000-09-25 2002-04-05 Mitsubishi Electric Corp Program performance device and program development support device
JP2007249343A (en) * 2006-03-14 2007-09-27 Nec Corp Fault monitoring apparatus, cluster system, and fault monitoring method

Similar Documents

Publication Publication Date Title
JPS6488855A (en) Method for checking on-line ram
JPS5744294A (en) Alternating memory control system
JPS55115147A (en) Backup method of program
JPS6412348A (en) Buffer control system
JPS5683154A (en) Transmission method for pcm data
JPS5348637A (en) Error detection method for program
JPS5622291A (en) Bit error correction method for memory
JPS5353932A (en) Fault detection system for memory address line
JPS5730055A (en) Tracing system for execution address
JPS54152832A (en) Loading system
JPS53122340A (en) Check system for read-in data
JPS57172597A (en) Checking circuit for memory beadout output
JPS6441046A (en) Fault processing system for address conversion buffer
JPS56148798A (en) Error detection system
JPS5757346A (en) Checking system of error correcting circuit
JPS57136264A (en) Single error correcting and double error detecting circuit
JPS57152037A (en) Checking method for operation of data transmitter
JPS56163599A (en) Storage device
JPS5617000A (en) Failure detector
JPS55120251A (en) Data processing method
JPS5557161A (en) Error checking system
JPS57139859A (en) Error correction system
JPS57117195A (en) Computer device
JPS56149650A (en) Error detecting and correcting system
KR930003166A (en) Memory test method