JPS648385B2 - - Google Patents

Info

Publication number
JPS648385B2
JPS648385B2 JP22561583A JP22561583A JPS648385B2 JP S648385 B2 JPS648385 B2 JP S648385B2 JP 22561583 A JP22561583 A JP 22561583A JP 22561583 A JP22561583 A JP 22561583A JP S648385 B2 JPS648385 B2 JP S648385B2
Authority
JP
Japan
Prior art keywords
bus
line
tag
circuit
bus request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP22561583A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60117362A (ja
Inventor
Hatsuo Murano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP22561583A priority Critical patent/JPS60117362A/ja
Publication of JPS60117362A publication Critical patent/JPS60117362A/ja
Publication of JPS648385B2 publication Critical patent/JPS648385B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP22561583A 1983-11-30 1983-11-30 バス制御方式 Granted JPS60117362A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22561583A JPS60117362A (ja) 1983-11-30 1983-11-30 バス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22561583A JPS60117362A (ja) 1983-11-30 1983-11-30 バス制御方式

Publications (2)

Publication Number Publication Date
JPS60117362A JPS60117362A (ja) 1985-06-24
JPS648385B2 true JPS648385B2 (enrdf_load_stackoverflow) 1989-02-14

Family

ID=16832091

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22561583A Granted JPS60117362A (ja) 1983-11-30 1983-11-30 バス制御方式

Country Status (1)

Country Link
JP (1) JPS60117362A (enrdf_load_stackoverflow)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5057347A (enrdf_load_stackoverflow) * 1973-09-19 1975-05-19
JPS5463634A (en) * 1977-10-03 1979-05-22 Nec Corp Bus controller
JPS56140458A (en) * 1980-04-02 1981-11-02 Fuji Electric Co Ltd Control system for priority order for common bus use
JPS5856124A (ja) * 1981-09-30 1983-04-02 Toshiba Corp バス占有優先度制御方式

Also Published As

Publication number Publication date
JPS60117362A (ja) 1985-06-24

Similar Documents

Publication Publication Date Title
CA1179069A (en) Data transmission apparatus for a multiprocessor system
US5469435A (en) Bus deadlock avoidance during master split-transactions
JPS61109164A (ja) バス制御方法
EP0872799A2 (en) PCI bus System
JP2996440B2 (ja) データ処理システムの診断方式
KR100644596B1 (ko) 버스 시스템 및 그 버스 중재방법
EP0030978B1 (en) Data-transfer controlling system
JP3952226B2 (ja) バス通信システム
US7062588B2 (en) Data processing device accessing a memory in response to a request made by an external bus master
US7203781B2 (en) Bus architecture with primary bus and secondary or slave bus wherein transfer via DMA is in single transfer phase engagement of primary bus
JPS621057A (ja) 転送制御装置
US7130946B2 (en) Configuration and method having a first device and a second device connected to the first device through a cross bar
US4827471A (en) Method for bus access for data transmission through a multiprocessor bus
JPS648385B2 (enrdf_load_stackoverflow)
JP4928683B2 (ja) データ処理装置
JPH10307788A (ja) バスブリッジ
JPS61166647A (ja) マイクロプロセツサ装置およびアドレス可能なメモリから情報を読出すためのアクセス方法
US4630197A (en) Anti-mutilation circuit for protecting dynamic memory
JPH0562384B2 (enrdf_load_stackoverflow)
JP2800764B2 (ja) データ転送制御方式
JP2906197B2 (ja) 二重化バス装置
JPS593775B2 (ja) バス要求処理装置
JPS6155704B2 (enrdf_load_stackoverflow)
JP2573790B2 (ja) 転送制御装置
JPH02161551A (ja) データ転送制御方式