JPS6476352A - Data transfer device - Google Patents

Data transfer device

Info

Publication number
JPS6476352A
JPS6476352A JP23553087A JP23553087A JPS6476352A JP S6476352 A JPS6476352 A JP S6476352A JP 23553087 A JP23553087 A JP 23553087A JP 23553087 A JP23553087 A JP 23553087A JP S6476352 A JPS6476352 A JP S6476352A
Authority
JP
Japan
Prior art keywords
transfer
interface
performs
data
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23553087A
Other languages
Japanese (ja)
Inventor
Nobuyuki Kikuchi
Hiroyuki Egawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23553087A priority Critical patent/JPS6476352A/en
Publication of JPS6476352A publication Critical patent/JPS6476352A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To realize the connection to an external device having an interface incompatible with existing channel devices by using an interface which performs the transfer of data, a means which performs the transfer of control signals, and a means which performs the transfer of data to and from a memory. CONSTITUTION:A channel device interface part 3 is connected to a channel device of the existing information processor at the side of an input/output device and performs the transfer of a start signal and the signal of a control system for interruption request, etc. A memory interface part 2 is connected to a memory access system of the existing information processor and performs the direct transfer of data to and from the memory. An external device interface part 4 is connected to an external device 6 and controls the transfer of data to and from the device 6. These interface parts 2-6 are controlled by a common control part 5. In such constitution, the connection is secured to the device 6 of high transfer speed which contains an interface different from an input/ output interface of the information processor. Thus the transfer of data is controlled between the main memory of the existing information processor and the device 6.
JP23553087A 1987-09-18 1987-09-18 Data transfer device Pending JPS6476352A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23553087A JPS6476352A (en) 1987-09-18 1987-09-18 Data transfer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23553087A JPS6476352A (en) 1987-09-18 1987-09-18 Data transfer device

Publications (1)

Publication Number Publication Date
JPS6476352A true JPS6476352A (en) 1989-03-22

Family

ID=16987339

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23553087A Pending JPS6476352A (en) 1987-09-18 1987-09-18 Data transfer device

Country Status (1)

Country Link
JP (1) JPS6476352A (en)

Similar Documents

Publication Publication Date Title
GB2282244B (en) Integrated circuit
ATE179264T1 (en) MULTIPLE COMMAND DECODER
ES8609772A1 (en) System for controlling transfer of commands between processors.
JPS56111370A (en) Memory device of facsimile
JPS6476352A (en) Data transfer device
EP0352965A3 (en) Data transmission system
JPS56103753A (en) Data transmission system between electronic computers
FR2325107A1 (en) Minicomputer asynchronous memory control system - has several memory module and single toway common lines such that max. data transfer is achieved with min. signalling lines
JPS575142A (en) Data processor with interface function
JPS54531A (en) Channel control system
JPS5644921A (en) Bus control system
JPS53101239A (en) Data transfer control system
JPS57209526A (en) Data transfer controlling system
JPS57178533A (en) Data transmission controlling interface with memory
JPS57105019A (en) Data transfer controlling system
JPS5473534A (en) Inter-system connecting system
JPS5755431A (en) Automatic power supply application device for information processing system
JPS57150017A (en) Direct memory access system
JPS57174724A (en) Error countermeasure controlling system for transfer data between computer devices
JPS6488668A (en) Bus control system
JPS57147749A (en) Picture data transfer device
JPS5760435A (en) Data transfer controlling system
JPS6459572A (en) Data collecting device
JPS5566014A (en) Data transfer system
JPS5416944A (en) Input/output interface control system