JPS6472254A - Data transfer control system - Google Patents

Data transfer control system

Info

Publication number
JPS6472254A
JPS6472254A JP22831387A JP22831387A JPS6472254A JP S6472254 A JPS6472254 A JP S6472254A JP 22831387 A JP22831387 A JP 22831387A JP 22831387 A JP22831387 A JP 22831387A JP S6472254 A JPS6472254 A JP S6472254A
Authority
JP
Japan
Prior art keywords
data transfer
data
control system
transfer control
occurrence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP22831387A
Other languages
Japanese (ja)
Inventor
Noboru Kinoshita
Masayuki Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP22831387A priority Critical patent/JPS6472254A/en
Publication of JPS6472254A publication Critical patent/JPS6472254A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

PURPOSE:To improve the transfer efficiency of a system bus and to prevent the occurrence of an overrun error by varying the number of burst transfer bytes. CONSTITUTION:A control microprocessor 1 checks the quantity of data stored in a data buffer 8 and decides the value to be set at a burst register 4. Thus the quantity of data that is transferred by a single data transfer request can be varied with change of the value to be set at the register 4 via the processor 1. Therefore the transfer efficiency is improved to a system bus 120 only in case an error is possibly produced and the occurrence of an overrun error is avoided.
JP22831387A 1987-09-14 1987-09-14 Data transfer control system Pending JPS6472254A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22831387A JPS6472254A (en) 1987-09-14 1987-09-14 Data transfer control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22831387A JPS6472254A (en) 1987-09-14 1987-09-14 Data transfer control system

Publications (1)

Publication Number Publication Date
JPS6472254A true JPS6472254A (en) 1989-03-17

Family

ID=16874484

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22831387A Pending JPS6472254A (en) 1987-09-14 1987-09-14 Data transfer control system

Country Status (1)

Country Link
JP (1) JPS6472254A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6366971B1 (en) 1998-01-09 2002-04-02 Yamaha Corporation Audio system for playback of waveform sample data
US6606701B1 (en) 1998-11-30 2003-08-12 Nec Electronics Corporation Micro-processor

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6366971B1 (en) 1998-01-09 2002-04-02 Yamaha Corporation Audio system for playback of waveform sample data
US6553436B2 (en) 1998-01-09 2003-04-22 Yamaha Corporation Apparatus and method for playback of waveform sample data and sequence playback of waveform sample data
US6606701B1 (en) 1998-11-30 2003-08-12 Nec Electronics Corporation Micro-processor

Similar Documents

Publication Publication Date Title
EP0332151A3 (en) Direct memory access controller
JPS6472254A (en) Data transfer control system
JPS6473458A (en) System for controlling access of vector data
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
JPS6431252A (en) Data bus width transformer
JPS5733472A (en) Memory access control system
JPS5734253A (en) Brunch instruction controlling circuit
JPS647143A (en) Write back system for cache system
EP0335502A3 (en) Microcontroller and associated method
JPS5563423A (en) Data transfer system
JPS56100586A (en) Ipl system in decentralized processing electronic exchanger
JPS6415853A (en) Memory access processing system
JPS57205885A (en) Channel buffer controlling system
JPS6448159A (en) Data prefetch system
JPS6476132A (en) Inter-storage unit page data transfer control system
JPS5760423A (en) Data transfer system
JPS57139833A (en) Interruption controlling circuit
JPS6437641A (en) Intermediate buffer control system
JPS5561859A (en) Program runaway detection system of digital computer
JPS5783864A (en) Multiprocessor system
JPS6482246A (en) Data transfer system
JPS57157333A (en) Memory address control system
JPS5572273A (en) Multi-cpu system
JPS57150050A (en) Main storage controller
JPS6453230A (en) Program start system for computer