JPS5760423A - Data transfer system - Google Patents

Data transfer system

Info

Publication number
JPS5760423A
JPS5760423A JP13625980A JP13625980A JPS5760423A JP S5760423 A JPS5760423 A JP S5760423A JP 13625980 A JP13625980 A JP 13625980A JP 13625980 A JP13625980 A JP 13625980A JP S5760423 A JPS5760423 A JP S5760423A
Authority
JP
Japan
Prior art keywords
data
processing equipment
area
stack
transfers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13625980A
Other languages
Japanese (ja)
Inventor
Takeshi Nakayama
Kunio Tabata
Hisanori Yasukawa
Kenichiro Kunikata
Tatsuo Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP13625980A priority Critical patent/JPS5760423A/en
Publication of JPS5760423A publication Critical patent/JPS5760423A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To elevate data transfer efficiency, by providing a processing equipment for mainly controlling an I/O device, a processing equipment for mainly controlling a data transfer, and a data area which is used in common by said 2 processing equipment. CONSTITUTION:In case of a read transfer, a processor PC1 sets data to a buffer area B of a memory 2, sets a flag F of a status part S to ''0'', and after that, writes a read request signal to a request stack 9. A PC11 reads this signal, transfers the data of the area B to a data area D1 shown by a pointer part P, and after that, sets the flag F to 1'', also adds +1 to the pointer P, which is repeated until the areas D1, D2 are filled with a data. When the areas D1, D2 are filled with a data, the PC11 transfers the request signal in the stack 9 to a request stack 3. Also, the PC11 transfers the data of the area D1 to a register 14, and after that, outputs a request signal R to a processing equipment. When the signal R has been received, the processing equipment reads the data from the register 14, and informs to the PC11 of the end of read. The PC11 clears the contents of the stack 3.
JP13625980A 1980-09-30 1980-09-30 Data transfer system Pending JPS5760423A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13625980A JPS5760423A (en) 1980-09-30 1980-09-30 Data transfer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13625980A JPS5760423A (en) 1980-09-30 1980-09-30 Data transfer system

Publications (1)

Publication Number Publication Date
JPS5760423A true JPS5760423A (en) 1982-04-12

Family

ID=15170995

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13625980A Pending JPS5760423A (en) 1980-09-30 1980-09-30 Data transfer system

Country Status (1)

Country Link
JP (1) JPS5760423A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6333567A (en) * 1986-07-26 1988-02-13 Ulvac Corp Cvd device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6333567A (en) * 1986-07-26 1988-02-13 Ulvac Corp Cvd device

Similar Documents

Publication Publication Date Title
EP0095363A3 (en) Direct memory access data transfer system for use with plural processors
DE2965878D1 (en) Buffer memory device for data transfer between a processor and an input/output unit
GB2035636B (en) Computer multi-unit multi-level priority system
GB8824349D0 (en) Computer system providing address modification & accommodating dma & interrupts
EP0163148A3 (en) Data processing system with overlapping between cpu register to register data transfers and data transfers to and from main storage
CA2065894A1 (en) Data transfer system
JPS5760423A (en) Data transfer system
DE3277424D1 (en) Coupler for processors
JPS54146555A (en) Data transfer system between processors
JPS56110125A (en) Data processing device
CA2116284A1 (en) Parallel Data Transfer Circuit
JPS5745639A (en) Data transfer control system
JPS5424553A (en) Control system for data transfer
JPS5720831A (en) Local burst transfer controlling system
JPS5750378A (en) Control system of data processor
JPS56149626A (en) Channel device
JPS6428763A (en) Data transfer system
JPS57143654A (en) Memory sequence extending circuit
JPS56118132A (en) Dma data transferring system
JPS56168251A (en) Data transfer buffer system
JPS56157518A (en) Communication device between processing devices
JPS56118164A (en) Processor of video information
JPS5621228A (en) Date transfer system
JPS6448164A (en) Processing end interrupt control system
JPS5798030A (en) Data processing system