JPS6482246A - Data transfer system - Google Patents

Data transfer system

Info

Publication number
JPS6482246A
JPS6482246A JP24172887A JP24172887A JPS6482246A JP S6482246 A JPS6482246 A JP S6482246A JP 24172887 A JP24172887 A JP 24172887A JP 24172887 A JP24172887 A JP 24172887A JP S6482246 A JPS6482246 A JP S6482246A
Authority
JP
Japan
Prior art keywords
ccw
bytes
data
indicated
forecast
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24172887A
Other languages
Japanese (ja)
Other versions
JPH0769877B2 (en
Inventor
Kosuke Nishimura
Kazuyoshi Miyazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP24172887A priority Critical patent/JPH0769877B2/en
Publication of JPS6482246A publication Critical patent/JPS6482246A/en
Publication of JPH0769877B2 publication Critical patent/JPH0769877B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To improve the data processing efficiency by providing a correction data generating means and a forecast correcting means to prevent taking-in of bytes, whose number is larger than the number of bytes indicated by a channel command word (CCW), due to erroneous forecast control. CONSTITUTION:A channel device 1 controls the response to an input/output controller 5 and the write to a data buffer storage device 11 by the forecast control. In this case, the next CCW linked to the current CCW by a chain data flag is fetched when the read of bytes whose number is indicated by the current CCW is terminated. When the chain data flag indicated by the new CCW is 0 and is the last of this command, a correction data generating means 121 generates correction data of forecasted data based on the byte count indicated by the CCW in accordance with the current state of each signal. A forecast correcting means 141 forcibly corrects contents set by forecast by this generated data to prevent taking-in of bytes, whose number is larger than the number of bytes indicated by the CCW, due to erroneous forecast control, thus improving the data processing efficiency.
JP24172887A 1987-09-25 1987-09-25 Channel device Expired - Fee Related JPH0769877B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24172887A JPH0769877B2 (en) 1987-09-25 1987-09-25 Channel device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24172887A JPH0769877B2 (en) 1987-09-25 1987-09-25 Channel device

Publications (2)

Publication Number Publication Date
JPS6482246A true JPS6482246A (en) 1989-03-28
JPH0769877B2 JPH0769877B2 (en) 1995-07-31

Family

ID=17078651

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24172887A Expired - Fee Related JPH0769877B2 (en) 1987-09-25 1987-09-25 Channel device

Country Status (1)

Country Link
JP (1) JPH0769877B2 (en)

Also Published As

Publication number Publication date
JPH0769877B2 (en) 1995-07-31

Similar Documents

Publication Publication Date Title
EP0267612A3 (en) Timer/counter using a register block
JPS6482246A (en) Data transfer system
ES8800480A1 (en) Buffer memory control system.
JPS5816344A (en) Data compression and storage device
JPS5720831A (en) Local burst transfer controlling system
JP2806583B2 (en) I / O channel device
JPS57137938A (en) Data processor
JPS5798030A (en) Data processing system
JPS5748129A (en) Input data correction system
KITOVICH et al. Buffering of optoelectronic memory and its effect on computer efficiency
JPS6414649A (en) Data buffer control system
JPS5733472A (en) Memory access control system
JPS5533282A (en) Buffer control system
JPS5718069A (en) Information storage device
JPS6461849A (en) Data transfer system
JPS56146344A (en) Terminal control device
JPS57150050A (en) Main storage controller
JPS6467648A (en) Message output system
JPS56143048A (en) Analog input device
JPS5478040A (en) Communication controller
JPS57164482A (en) Memory controlling system
JPS57105875A (en) Check system for stack pointer limit value
JPS57141737A (en) Channel controlling system
JPS6438837A (en) Controller for priority level of data
JPS6429935A (en) Program execution control system

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees