JPS6438837A - Controller for priority level of data - Google Patents
Controller for priority level of dataInfo
- Publication number
- JPS6438837A JPS6438837A JP19436687A JP19436687A JPS6438837A JP S6438837 A JPS6438837 A JP S6438837A JP 19436687 A JP19436687 A JP 19436687A JP 19436687 A JP19436687 A JP 19436687A JP S6438837 A JPS6438837 A JP S6438837A
- Authority
- JP
- Japan
- Prior art keywords
- processing
- priority level
- register
- occurrence
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To interrupt the processing to execute an emergency processing at the time of the occurrence of the emergency processing on the way of execution by providing a processing occurrence frequency management means which manages the frequency in occurrence of processings in each priority level, a priority level storage means, and a control means. CONSTITUTION:The packet from an operation part 2 is latched in an input register 13. A control part 14 reads its priority level information, and the data packet in the register 12 is registered in a queuing buffer 11 and is queued if this information is not larger than the value in an execution permission register 10. With respect to update of a priority level management table 9, the occurrence or termination of a processing and the priority level of this processing are read by a priority level controller 4 at the time of the occurrence or termination of the processing in the operation part 3, and a control part 15 increases contents of the table 9 by one in case of the occurrence of the processing and reduces them by one in case of the termination of the processing. If the value of an entry of the priority level management table 9 indicated by the register 10 is 0 at this time, the output value of an encoder 12 is set to the register 10 and packets whose priority levels exceed the value in the register 10 out of packets in the buffer 11 are successively taken out and set to an output register 14.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19436687A JP2507753B2 (en) | 1987-08-05 | 1987-08-05 | Data priority control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19436687A JP2507753B2 (en) | 1987-08-05 | 1987-08-05 | Data priority control device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6438837A true JPS6438837A (en) | 1989-02-09 |
JP2507753B2 JP2507753B2 (en) | 1996-06-19 |
Family
ID=16323388
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19436687A Expired - Fee Related JP2507753B2 (en) | 1987-08-05 | 1987-08-05 | Data priority control device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2507753B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5263025A (en) * | 1990-11-30 | 1993-11-16 | Hitachi, Ltd. | Communication system and equipment |
CN103948382A (en) * | 2014-05-20 | 2014-07-30 | 绵阳美科电子设备有限责任公司 | Device for measuring urine volume and pressure intensity of bladder and measurement and control method thereof |
-
1987
- 1987-08-05 JP JP19436687A patent/JP2507753B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5263025A (en) * | 1990-11-30 | 1993-11-16 | Hitachi, Ltd. | Communication system and equipment |
CN103948382A (en) * | 2014-05-20 | 2014-07-30 | 绵阳美科电子设备有限责任公司 | Device for measuring urine volume and pressure intensity of bladder and measurement and control method thereof |
Also Published As
Publication number | Publication date |
---|---|
JP2507753B2 (en) | 1996-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0384435A3 (en) | Power signal processing system | |
ES8403641A1 (en) | System for controlling key storage unit. | |
EP0267612A3 (en) | Timer/counter using a register block | |
KR970062867A (en) | Apparatus and method for managing power consumption | |
EP0377991A3 (en) | Data processing systems | |
KR960038583A (en) | Output control device | |
JPS6438837A (en) | Controller for priority level of data | |
DE3072127D1 (en) | Data processing system | |
JPS56121138A (en) | Buffer memory controlling system | |
JPS5495133A (en) | Input/output processing control system | |
JPS55157022A (en) | Output circuit for microcomputer | |
JPS5696337A (en) | Resource control system | |
EP0372163A3 (en) | Instruction queue control system | |
JPS5523510A (en) | Sequence control unit | |
JPS5657141A (en) | Control method of information processor | |
JPS57174732A (en) | Key input device | |
JPS6417129A (en) | Control system for input/output interruption of virtual computer | |
JPS54143005A (en) | Data transfer system | |
JPS5719829A (en) | Transfer control system | |
JPS5627465A (en) | Electronic computer system output system | |
JPS6455663A (en) | Forcible interrupt handling system | |
JPS5750046A (en) | Data transmission system | |
JPS6212985A (en) | Fifo memory control device | |
JPS644839A (en) | Input/output processor for information data | |
JPS6457351A (en) | Processor control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |