JPS5719829A - Transfer control system - Google Patents

Transfer control system

Info

Publication number
JPS5719829A
JPS5719829A JP9343680A JP9343680A JPS5719829A JP S5719829 A JPS5719829 A JP S5719829A JP 9343680 A JP9343680 A JP 9343680A JP 9343680 A JP9343680 A JP 9343680A JP S5719829 A JPS5719829 A JP S5719829A
Authority
JP
Japan
Prior art keywords
control device
bus
transferred
control system
transfer control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9343680A
Other languages
Japanese (ja)
Inventor
Hirotatsu Takita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP9343680A priority Critical patent/JPS5719829A/en
Publication of JPS5719829A publication Critical patent/JPS5719829A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To decrease a resending operation, by providing a bus monitor buffer in a control device, in a transfer control system for executing a processing in accordance with a transfer information from a bus. CONSTITUTION:When a bus monitor buffer 26 is provided in a control device 2, in whatever state its control device 2 may be, information which has been transferred through a bus 1 to said control device 2 is recorded in the bus monitor buffer 26 in order of arrival and is transferred to a controlling circuit 23 in order of arrival. Accordingly, the information is transferred on the bus 1 without resending it to the control device 2 which has transferred it.
JP9343680A 1980-07-09 1980-07-09 Transfer control system Pending JPS5719829A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9343680A JPS5719829A (en) 1980-07-09 1980-07-09 Transfer control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9343680A JPS5719829A (en) 1980-07-09 1980-07-09 Transfer control system

Publications (1)

Publication Number Publication Date
JPS5719829A true JPS5719829A (en) 1982-02-02

Family

ID=14082257

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9343680A Pending JPS5719829A (en) 1980-07-09 1980-07-09 Transfer control system

Country Status (1)

Country Link
JP (1) JPS5719829A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6278639A (en) * 1985-10-02 1987-04-10 Oki Electric Ind Co Ltd Memory access system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6278639A (en) * 1985-10-02 1987-04-10 Oki Electric Ind Co Ltd Memory access system

Similar Documents

Publication Publication Date Title
JPS5415246A (en) Device for controlling elevator cage
JPS5719829A (en) Transfer control system
JPS57113110A (en) Numeric control system
JPS5391741A (en) Computer control system of copier
JPS53139941A (en) Connection system for input and output control unit
JPS53114628A (en) Io interruption control system
JPS51144541A (en) Retrial control system of information processing device
JPS52107741A (en) Peripheral control unit
JPS5392640A (en) Queue control system
JPS5396150A (en) Device for controlling elevator cage speed
JPS524741A (en) Memory control system
JPS5299737A (en) Multi computer control system
JPS52124649A (en) Device for controlling elevator
JPS57193827A (en) Interruption controlling system
JPS5427737A (en) Bus control system
JPS5277311A (en) Train operation control system in use of multiple computors
JPS5230358A (en) Switching method in the multiple system
JPS5322729A (en) Index printing control system of dictation recorder
JPS5363941A (en) Input/output system
JPS52143641A (en) Control device for elevator
JPS5427738A (en) Bus stall processing system
JPS51141559A (en) Bus control system
JPS53121310A (en) Indication controlling system for information on destination for use with train operation control system
JPS5340964A (en) Device for controlling tact conveyor
JPS53108745A (en) Abnormality supervisory system of processor