JPS57193827A - Interruption controlling system - Google Patents

Interruption controlling system

Info

Publication number
JPS57193827A
JPS57193827A JP7795081A JP7795081A JPS57193827A JP S57193827 A JPS57193827 A JP S57193827A JP 7795081 A JP7795081 A JP 7795081A JP 7795081 A JP7795081 A JP 7795081A JP S57193827 A JPS57193827 A JP S57193827A
Authority
JP
Japan
Prior art keywords
processing device
channel processing
interruption
processing unit
storage device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7795081A
Other languages
Japanese (ja)
Inventor
Masao Koyabu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7795081A priority Critical patent/JPS57193827A/en
Publication of JPS57193827A publication Critical patent/JPS57193827A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt

Abstract

PURPOSE:To make high speed and efficient interruption possible, by providing a storage device to which a channel processing device and a central processing unit are freely accessable. CONSTITUTION:A channel processing device operated with an instruction of a central processing unit 2 stores status information to an area assigned at each channel processing device on a storage device 4 after the end of operation and gives an interruption request signal to the central processing unit. When the central processing unit 2 can process the interruption from the channel processing device, the status information of the channel processing device is moved from the area of the storage device 4 corresponding to the channel processing device to a fixed address of a main storage device 1, and allots an interruption reception signal to the corresponding channel processing device. The corresponding channel processing device cancels the interruption request signal.
JP7795081A 1981-05-25 1981-05-25 Interruption controlling system Pending JPS57193827A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7795081A JPS57193827A (en) 1981-05-25 1981-05-25 Interruption controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7795081A JPS57193827A (en) 1981-05-25 1981-05-25 Interruption controlling system

Publications (1)

Publication Number Publication Date
JPS57193827A true JPS57193827A (en) 1982-11-29

Family

ID=13648295

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7795081A Pending JPS57193827A (en) 1981-05-25 1981-05-25 Interruption controlling system

Country Status (1)

Country Link
JP (1) JPS57193827A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59123031A (en) * 1982-12-29 1984-07-16 Fujitsu Ltd Control system of interruption

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59123031A (en) * 1982-12-29 1984-07-16 Fujitsu Ltd Control system of interruption

Similar Documents

Publication Publication Date Title
AU525682B2 (en) Computer pipe line control system
JPS57193827A (en) Interruption controlling system
AU507988B2 (en) System for controlling address keys under interrupt conditions
JPS5244136A (en) Preference-order control system
JPS5415246A (en) Device for controlling elevator cage
JPS5213740A (en) Information transmission system
JPS5419338A (en) Control system for data transfer
JPS5211736A (en) Data channel control system
JPS5719829A (en) Transfer control system
JPS5765041A (en) Data transmssion control system
JPS54143005A (en) Data transfer system
JPS53114628A (en) Io interruption control system
JPS53132240A (en) Processing mode selection system
JPS5336148A (en) Interruption system
JPS5322729A (en) Index printing control system of dictation recorder
JPS533750A (en) Input-output interruption point selection control system
JPS5427756A (en) Discriminative switching system of troubled register
JPS51141559A (en) Bus control system
JPS53125715A (en) Terminal control system
JPS562357B2 (en)
JPS5427707A (en) Inter-unit information transfer circuit on redundancy system
JPS51113546A (en) Information transmitting system
JPS5211835A (en) Buffer register control system
JPS5419025A (en) Alititude control system
JPS5416944A (en) Input/output interface control system