JPS6470824A - Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device - Google Patents

Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device

Info

Publication number
JPS6470824A
JPS6470824A JP63119068A JP11906888A JPS6470824A JP S6470824 A JPS6470824 A JP S6470824A JP 63119068 A JP63119068 A JP 63119068A JP 11906888 A JP11906888 A JP 11906888A JP S6470824 A JPS6470824 A JP S6470824A
Authority
JP
Japan
Prior art keywords
bit
cells
exclusive
carry
positions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63119068A
Other languages
English (en)
Inventor
Emu Uoruritsuchi Girubaato
Jiei Matsukureen Edowaado
Ei Jiei Yoodoroosuki Robaato
Uirufuretsudo Badoo Roi
Ei Kowaresuki Jiyunia Jiyon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of JPS6470824A publication Critical patent/JPS6470824A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/544—Indexing scheme relating to group G06F7/544
    • G06F2207/5442—Absolute difference

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
  • Complex Calculations (AREA)
  • Executing Machine-Instructions (AREA)
JP63119068A 1987-05-15 1988-05-16 Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device Pending JPS6470824A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/050,748 US4811272A (en) 1987-05-15 1987-05-15 Apparatus and method for an extended arithmetic logic unit for expediting selected floating point operations

Publications (1)

Publication Number Publication Date
JPS6470824A true JPS6470824A (en) 1989-03-16

Family

ID=21967179

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63119068A Pending JPS6470824A (en) 1987-05-15 1988-05-16 Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device

Country Status (9)

Country Link
US (1) US4811272A (ja)
EP (1) EP0295788B1 (ja)
JP (1) JPS6470824A (ja)
KR (1) KR880014465A (ja)
AU (1) AU590154B2 (ja)
BR (1) BR8802348A (ja)
CA (1) CA1286779C (ja)
DE (1) DE3852576T2 (ja)
IL (1) IL86380A0 (ja)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4979141A (en) * 1988-09-28 1990-12-18 Data General Corporation Technique for providing a sign/magnitude subtraction operation in a floating point computation unit
JP2606331B2 (ja) * 1988-11-07 1997-04-30 日本電気株式会社 絶対値加減算方法及びその装置
US5136539A (en) * 1988-12-16 1992-08-04 Intel Corporation Adder with intermediate carry circuit
JPH02170227A (ja) * 1988-12-22 1990-07-02 Nec Corp 絶対値加減算方式とその装置
JPH038018A (ja) * 1989-06-06 1991-01-16 Toshiba Corp 符号付き絶対値加減算器
JPH0330018A (ja) * 1989-06-28 1991-02-08 Nec Corp １０進演算方式
US4999803A (en) * 1989-06-29 1991-03-12 Digital Equipment Corporation Floating point arithmetic system and method
US5075879A (en) * 1989-10-13 1991-12-24 Motorola, Inc. Absolute value decoder
US5229959A (en) * 1991-01-31 1993-07-20 The United States Of America As Represented By The Secretary Of The Air Force High order carry multiplexed adder
US5272662A (en) * 1991-01-31 1993-12-21 The United States Of America As Represented By The Secretary Of The Air Force Carry multiplexed adder
US5247471A (en) * 1991-12-13 1993-09-21 International Business Machines Corporation Radix aligner for floating point addition and subtraction
US5278783A (en) * 1992-10-30 1994-01-11 Digital Equipment Corporation Fast area-efficient multi-bit binary adder with low fan-out signals
DE10050589B4 (de) 2000-02-18 2006-04-06 Hewlett-Packard Development Co., L.P., Houston Vorrichtung und Verfahren zur Verwendung beim Durchführen einer Gleitkomma-Multiplizier-Akkumulier-Operation
GB2392261B (en) 2002-08-19 2005-08-03 Texas Instruments Ltd Device for computing an absolute difference

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60156139A (ja) * 1984-01-25 1985-08-16 Nec Corp 絶対差分計算回路
JPS60262243A (ja) * 1984-06-08 1985-12-25 Matsushita Electric Ind Co Ltd 高速演算装置
JPS6225325A (ja) * 1985-07-25 1987-02-03 Fujitsu Ltd 絶対値数加減算回路

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3814925A (en) * 1972-10-30 1974-06-04 Amdahl Corp Dual output adder and method of addition for concurrently forming the differences a{31 b and b{31 a
US4366548A (en) * 1981-01-02 1982-12-28 Sperry Corporation Adder for exponent arithmetic
DE3138991A1 (de) * 1981-09-30 1983-04-14 Siemens AG, 1000 Berlin und 8000 München Digitales rechenwerk und verfahren zu seinem betrieb
JPS5892036A (ja) * 1981-11-27 1983-06-01 Toshiba Corp 加算回路
JPS6055438A (ja) * 1983-09-05 1985-03-30 Matsushita Electric Ind Co Ltd ２入力加算器
JPS62500474A (ja) * 1985-01-31 1987-02-26 バロ−ス・コ−ポレ−シヨン 高速ｂｃｄ／バイナリ加算器

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60156139A (ja) * 1984-01-25 1985-08-16 Nec Corp 絶対差分計算回路
JPS60262243A (ja) * 1984-06-08 1985-12-25 Matsushita Electric Ind Co Ltd 高速演算装置
JPS6225325A (ja) * 1985-07-25 1987-02-03 Fujitsu Ltd 絶対値数加減算回路

Also Published As

Publication number Publication date
BR8802348A (pt) 1988-12-13
KR880014465A (ko) 1988-12-23
DE3852576T2 (de) 1995-07-27
EP0295788A2 (en) 1988-12-21
AU1619088A (en) 1988-11-17
IL86380A0 (en) 1988-11-15
AU590154B2 (en) 1989-10-26
CA1286779C (en) 1991-07-23
US4811272A (en) 1989-03-07
DE3852576D1 (de) 1995-02-09
EP0295788A3 (en) 1989-12-27
EP0295788B1 (en) 1994-12-28

Similar Documents

Publication Publication Date Title
JPS6470824A (en) Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device
JPS5650439A (en) Binary multiplier cell circuit
EP0973099A3 (en) Parallel data processor
JPS6410323A (en) Arithmetically computing apparatus
JPS5790777A (en) Electronic cash register
EP0211586A3 (en) Arithmetic logic unit
US4899305A (en) Manchester carry adder circuit
US4783757A (en) Three input binary adder
GB981922A (en) Data processing apparatus
JPS5447539A (en) Digital binary multiplier circuit
JPS5627457A (en) Parity prediction system of shifter
GB1390052A (en) Number squaring apparatus
JPS54109730A (en) Semiconductor read-only memory
SU656056A1 (ru) Устройство дл возведени в степень
JPS649523A (en) Adder
SU698017A1 (ru) Цифровой интегратор
JPS6486271A (en) Accumulator
SU1206771A2 (ru) Устройство дл сложени в избыточной восьмеричной системе счислени
SU402005A1 (ru) Сумматор с умножением на постоянный коэффициент
JPS5696369A (en) Vector element conversion processing system
SU1300461A1 (ru) Конвейерный сумматор
GB1203294A (en) Improvements in or relating to digital logic circuits
RU2007861C1 (ru) Реверсивный двоичный счетчик
SU877618A1 (ru) Регистр сдвига
JPS6478024A (en) Majority decision device