JPS5627457A - Parity prediction system of shifter - Google Patents
Parity prediction system of shifterInfo
- Publication number
- JPS5627457A JPS5627457A JP10279679A JP10279679A JPS5627457A JP S5627457 A JPS5627457 A JP S5627457A JP 10279679 A JP10279679 A JP 10279679A JP 10279679 A JP10279679 A JP 10279679A JP S5627457 A JPS5627457 A JP S5627457A
- Authority
- JP
- Japan
- Prior art keywords
- bits
- data
- shift
- shifted
- terminals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To reduce in-use gate circuits by finding exclusive OR of shifted-out SO data in the opposite direction of number N of all bits of shifted data minus number n of bits of the SO data when n is greater than half N.
CONSTITUTION: Input data to be shifted are applied to terminals a0Wa7, and data of assigned shift extent to terminals b4, b2 and b1; and parity data PD is input to terminal P, and information on the shift direction to terminal D respectively. Decoder 11, when shift extent n is not less than four bits, provides shift extent of 8-minus-n bits. As for the data applied to terminals a0Wa7, only shifted-out SO bits are led out of NAND gates 13W20 by the output of decoder 11. When the shift direction is right and the shift extent is not less than four bits, gate 21 is opened. NAND gates 24 and 25 are applied with right and left adjacent shift-in bits S2 and S1 respectively. In a right shift, SO bits are OR-ELSE-ed by EX OR gate 39 and bit S2 and PD are also OR-ELSE-ed, so that the prediction result of the parity of the shifted cata can be obtained.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54102796A JPS6042497B2 (en) | 1979-08-14 | 1979-08-14 | Shifter parity prediction method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54102796A JPS6042497B2 (en) | 1979-08-14 | 1979-08-14 | Shifter parity prediction method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5627457A true JPS5627457A (en) | 1981-03-17 |
JPS6042497B2 JPS6042497B2 (en) | 1985-09-24 |
Family
ID=14337041
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54102796A Expired JPS6042497B2 (en) | 1979-08-14 | 1979-08-14 | Shifter parity prediction method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6042497B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59141447A (en) * | 1983-01-31 | 1984-08-14 | 日本セメント株式会社 | Accelerator for dry spraying method |
JPS62288147A (en) * | 1986-06-06 | 1987-12-15 | 三井建設株式会社 | Concrete flowing method |
US4819983A (en) * | 1987-09-24 | 1989-04-11 | Asc Incorporated | Power latch system |
JPH04196657A (en) * | 1990-11-26 | 1992-07-16 | Fuji Facom Corp | Automatic selective incoming equipment |
-
1979
- 1979-08-14 JP JP54102796A patent/JPS6042497B2/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59141447A (en) * | 1983-01-31 | 1984-08-14 | 日本セメント株式会社 | Accelerator for dry spraying method |
JPS62288147A (en) * | 1986-06-06 | 1987-12-15 | 三井建設株式会社 | Concrete flowing method |
US4819983A (en) * | 1987-09-24 | 1989-04-11 | Asc Incorporated | Power latch system |
JPH04196657A (en) * | 1990-11-26 | 1992-07-16 | Fuji Facom Corp | Automatic selective incoming equipment |
Also Published As
Publication number | Publication date |
---|---|
JPS6042497B2 (en) | 1985-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55117336A (en) | Logic circuit | |
US5129066A (en) | Bit mask generator circuit using multiple logic units for generating a bit mask sequence | |
EP0157591A3 (en) | Full adder circuit using differential transistor pairs | |
JPS5321542A (en) | Error data memory circuit | |
JPS5627457A (en) | Parity prediction system of shifter | |
ES392977A1 (en) | Frame synchronization system | |
JPS5666947A (en) | Data transmission method | |
JPS57197629A (en) | Data transferring system | |
ES318469A1 (en) | Binary to multilevel conversion by combining redundant information signal with transition encoded information signal | |
JPS5559585A (en) | Pattern sorting device | |
JPS55147715A (en) | Signal processing circuit | |
JPS531045A (en) | Recording device | |
JPS5534356A (en) | Memory device | |
JPS54131842A (en) | Selection device for maximum value holding register | |
JPS5619507A (en) | Coding system | |
JPS5377426A (en) | Key input device | |
JPS5478634A (en) | Input/output interface | |
JPS54159119A (en) | Data transmission system | |
JPS54124664A (en) | Integrated circuit unit | |
JPS53106525A (en) | Desk type calculator using audio | |
JPS57150251A (en) | Code converter | |
JPS5745642A (en) | Bit processing method for microcomputer | |
JPS54130111A (en) | Coding system | |
JPS54140438A (en) | Information processor | |
JPS5629739A (en) | Logic circuit |