JPS55147715A - Signal processing circuit - Google Patents
Signal processing circuitInfo
- Publication number
- JPS55147715A JPS55147715A JP5671379A JP5671379A JPS55147715A JP S55147715 A JPS55147715 A JP S55147715A JP 5671379 A JP5671379 A JP 5671379A JP 5671379 A JP5671379 A JP 5671379A JP S55147715 A JPS55147715 A JP S55147715A
- Authority
- JP
- Japan
- Prior art keywords
- output
- bit
- gate
- upper rank
- rom31
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/02—Digital function generators
- G06F1/03—Digital function generators working, at least partly, by table look-up
- G06F1/035—Reduction of table size
- G06F1/0356—Reduction of table size by using two or more smaller tables, e.g. addressed by parts of the argument
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
PURPOSE:To enable to reduce the used memory capacity or number of components used, by providing a plurality of conversion blocks depending whether the upper rank given number of the linear rate binary coded signal output is all ''0'' or not through the use of OFF-gate. CONSTITUTION:The OR gate 4 judges whether or not the upper rank given number of the output of the linear rate binary coded signal output register 1, in this case, three-bit is all zero. Further, if this upper rank 3-bit is all ''0'', the output of the gate 4 is ''0'', the output of the inverter 5 is ''1'', the operation of ROM32 is inhibited, and the bits excluding 3-bit are inputted to ROM31. If either one of the upper rank 3 bits is not ''0'', the output of the gate 4 is ''0'' to inhibit the operation of ROM31, and the bits excluding the lower rank 3-bit is inputted to ROM32. Thus, the variable block is split into a plurality, enabling to reduce the used memory capacity or number of components used.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5671379A JPS55147715A (en) | 1979-05-04 | 1979-05-04 | Signal processing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5671379A JPS55147715A (en) | 1979-05-04 | 1979-05-04 | Signal processing circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS55147715A true JPS55147715A (en) | 1980-11-17 |
Family
ID=13035113
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5671379A Pending JPS55147715A (en) | 1979-05-04 | 1979-05-04 | Signal processing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55147715A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2530854A1 (en) * | 1982-07-21 | 1984-01-27 | Raytheon Co | METHOD FOR EXECUTING MATHEMATICAL TREATMENT USING PERMANENT MEMORY AND ADDRESSING DEVICE FOR IMPLEMENTING SAID METHOD |
| JPS5927331A (en) * | 1982-08-09 | 1984-02-13 | Hitachi Ltd | Function generator |
| EP0390055A2 (en) * | 1989-03-28 | 1990-10-03 | Konica Corporation | Color image processing apparatus with digital color signal compression means |
-
1979
- 1979-05-04 JP JP5671379A patent/JPS55147715A/en active Pending
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2530854A1 (en) * | 1982-07-21 | 1984-01-27 | Raytheon Co | METHOD FOR EXECUTING MATHEMATICAL TREATMENT USING PERMANENT MEMORY AND ADDRESSING DEVICE FOR IMPLEMENTING SAID METHOD |
| JPS5933523A (en) * | 1982-07-21 | 1984-02-23 | レイセオン カンパニ− | Digital processor |
| JPH0418328B2 (en) * | 1982-07-21 | 1992-03-27 | Raytheon Co | |
| JPS5927331A (en) * | 1982-08-09 | 1984-02-13 | Hitachi Ltd | Function generator |
| JPH0241044B2 (en) * | 1982-08-09 | 1990-09-14 | Hitachi Ltd | |
| EP0390055A2 (en) * | 1989-03-28 | 1990-10-03 | Konica Corporation | Color image processing apparatus with digital color signal compression means |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| NO171878C (en) | PROCEDURE FOR AA SENDING INFORMATION AND CODE AND DECODATION DEVICE | |
| FR2495858B1 (en) | ||
| JPS55117336A (en) | Logic circuit | |
| JPS55147715A (en) | Signal processing circuit | |
| JPS55105732A (en) | Multiplier | |
| JPS56115967A (en) | Scan converter | |
| JPS5627457A (en) | Parity prediction system of shifter | |
| JPS5745795A (en) | Scanning device | |
| JPS5351936A (en) | High speed addition circuit | |
| JPS56117423A (en) | Binary coding circuit by multistage threshold level | |
| JPS5480726A (en) | Coding and decoding device | |
| JPS57132442A (en) | Pcm signal compression circuit | |
| JPS53903A (en) | Digital code conversion device | |
| JPS573471A (en) | Decoder | |
| JPS5456334A (en) | Memory system | |
| JPS56101614A (en) | Binary code converting method | |
| JPS5619507A (en) | Coding system | |
| GB1173233A (en) | Decoding Apparatus | |
| JPS5665569A (en) | Coding system for video signal | |
| JPS5398720A (en) | Encoder | |
| JPS5253653A (en) | Digital input state detection circuit | |
| JPS56107655A (en) | Code communication system | |
| JPS5755450A (en) | Producing system of multiple of four in binary coded decimal number | |
| JPS5789363A (en) | Digital demodulating system | |
| JPS57168342A (en) | Data converting circuit |