JPS5789363A - Digital demodulating system - Google Patents

Digital demodulating system

Info

Publication number
JPS5789363A
JPS5789363A JP16553080A JP16553080A JPS5789363A JP S5789363 A JPS5789363 A JP S5789363A JP 16553080 A JP16553080 A JP 16553080A JP 16553080 A JP16553080 A JP 16553080A JP S5789363 A JPS5789363 A JP S5789363A
Authority
JP
Japan
Prior art keywords
code
information
blocks
block
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16553080A
Other languages
Japanese (ja)
Inventor
Shinichi Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP16553080A priority Critical patent/JPS5789363A/en
Publication of JPS5789363A publication Critical patent/JPS5789363A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To reduce the capacity of a storage element, by dividing a code block into plural small blocks and by adding all code numbers corresponding to respective small blocks to decode them to an information block. CONSTITUTION:Information block groups consisting of 16 information blocks of different combinations with 4 information bits as a unit and code block groups of 16 combinations with 7 code bits as a unit correspond to each other in 1:1, and a modulation signal obtained by converting information blocks, which are obtained by dividing an information signal with 3 bits as a unit, to corresponding code blocks respectively is inputted to a terminal S of a shift register 1 and is subjected to parallel conversion to obtain a binary code of the code block in terminals Q0-Q6. These obtained output signals are divided into two small blocks and are encoded by NOR gates 2 and 3 and OR gates 4 and 5 and are all added by a 4-bit full adder 6 to decode them to an information block corresponding to the code block.
JP16553080A 1980-11-25 1980-11-25 Digital demodulating system Pending JPS5789363A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16553080A JPS5789363A (en) 1980-11-25 1980-11-25 Digital demodulating system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16553080A JPS5789363A (en) 1980-11-25 1980-11-25 Digital demodulating system

Publications (1)

Publication Number Publication Date
JPS5789363A true JPS5789363A (en) 1982-06-03

Family

ID=15814136

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16553080A Pending JPS5789363A (en) 1980-11-25 1980-11-25 Digital demodulating system

Country Status (1)

Country Link
JP (1) JPS5789363A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102201818A (en) * 2011-05-12 2011-09-28 中兴通讯股份有限公司 Method and device for outputting Turbo decoding result

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102201818A (en) * 2011-05-12 2011-09-28 中兴通讯股份有限公司 Method and device for outputting Turbo decoding result

Similar Documents

Publication Publication Date Title
AU575280B2 (en) Method of transmitting information, encoding and decoding device
GB2183971B (en) Data transmission system
ES8403679A1 (en) Method of coding a sequence of blocks of binary data bits into a sequence of blocks of binary channel bits and arrangement for decoding the data bits coded in accordance with the method
NZ210859A (en) Digital code conversion to limit disparity: construction of conversion matrix
JPS5789363A (en) Digital demodulating system
US4851837A (en) Method and apparatus for processing digital signals prior to recording
JPS5632851A (en) Coding and decoding system for binary information
GB1200680A (en) Electrical data transmission system
GB1518997A (en) Methods of and apparatus for representing digital data by electrical signals
GB1467237A (en) Asynchronous data transmission system
JPS55147715A (en) Signal processing circuit
IE782120L (en) Binary data transmission method
JPS54130111A (en) Coding system
GB1371614A (en) Digital data transmission systems and apparatus therefore
JPS5731240A (en) Decoder
JPS57132442A (en) Pcm signal compression circuit
JPS57103446A (en) Encoding and decoding system for block companding
JPS57154612A (en) Digital modulating and demodulating system
JPS57166731A (en) Converter for converting binary-coded decimal number into pure binary number
JPS5723344A (en) Audio signal compressing and encoding methods
JPS5545275A (en) Code transmission system
JPS57111815A (en) Decoding system of binary code
JPS5768957A (en) Digital data code converter
EP0211673A3 (en) Signal conversion circuits
JPS55124345A (en) Transmission system