JPS646581B2 - - Google Patents
Info
- Publication number
- JPS646581B2 JPS646581B2 JP22930182A JP22930182A JPS646581B2 JP S646581 B2 JPS646581 B2 JP S646581B2 JP 22930182 A JP22930182 A JP 22930182A JP 22930182 A JP22930182 A JP 22930182A JP S646581 B2 JPS646581 B2 JP S646581B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- electric field
- frequency detector
- output signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005684 electric field Effects 0.000 claims description 46
- 238000001514 detection method Methods 0.000 claims description 31
- 238000000605 extraction Methods 0.000 claims description 26
- 239000000284 extract Substances 0.000 claims description 5
- 238000009499 grossing Methods 0.000 claims description 2
- 239000003990 capacitor Substances 0.000 description 17
- 238000010586 diagram Methods 0.000 description 7
- 230000006866 deterioration Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 238000005562 fading Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of DC offset
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Time-Division Multiplex Systems (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22930182A JPS59122049A (ja) | 1982-12-27 | 1982-12-27 | 信号検出回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22930182A JPS59122049A (ja) | 1982-12-27 | 1982-12-27 | 信号検出回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59122049A JPS59122049A (ja) | 1984-07-14 |
JPS646581B2 true JPS646581B2 (enrdf_load_stackoverflow) | 1989-02-03 |
Family
ID=16889985
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22930182A Granted JPS59122049A (ja) | 1982-12-27 | 1982-12-27 | 信号検出回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59122049A (enrdf_load_stackoverflow) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07101890B2 (ja) * | 1986-09-22 | 1995-11-01 | 松下電器産業株式会社 | デ−タ伝送装置 |
US6349121B1 (en) * | 2000-03-15 | 2002-02-19 | Memorylink, Inc. | Baseband data slicing method and apparatus |
JP4572407B2 (ja) * | 2005-03-04 | 2010-11-04 | 学校法人東京理科大学 | ドロロキシフェンの製造方法 |
JP5691186B2 (ja) * | 2010-02-10 | 2015-04-01 | アイコム株式会社 | 自動周波数制御装置および無線通信機 |
-
1982
- 1982-12-27 JP JP22930182A patent/JPS59122049A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59122049A (ja) | 1984-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6304613B1 (en) | Data carrier having rectifier and improved voltage limiter | |
EP0544313B1 (en) | Cross polarization interference canceller | |
EP0054322A1 (en) | Phase sensitive detector | |
KR100627218B1 (ko) | 무선 송수신기의 로버스트 동기화를 제공하는 방법 및 장치 | |
JPH10163877A (ja) | 復調回路における多値コンパレータのしきい値制御回路 | |
JP3514993B2 (ja) | 光受信回路及び当該回路を用いた光モジュール | |
JPS5856593A (ja) | 信号振幅比調整回路 | |
JPH06505380A (ja) | 受信機内でdcオフセットを修正する装置および方法 | |
US4224689A (en) | Apparatus for smoothing transmission errors | |
US6477215B1 (en) | Sampling control loop for a receiver for digitally transmitted signals | |
US5261004A (en) | Noise blanking circuit for AM stero | |
JPS646581B2 (enrdf_load_stackoverflow) | ||
PL105550B1 (pl) | Urzadzenie do kompensacji defektow obrazu | |
JP3396067B2 (ja) | データ処理回路 | |
JP3378397B2 (ja) | 4値fsk復調回路及び多値レベル信号のディジタル復調方法 | |
US6463106B1 (en) | Receiver with adaptive processing | |
AU698995B2 (en) | Decoding of a data signal transmitted in a television system | |
JP3024913B2 (ja) | 同期信号処理回路 | |
US6204725B1 (en) | Circuit for demodulating digital signal undergoing different modulation schemes | |
JPS6221429B2 (enrdf_load_stackoverflow) | ||
EP0091492A1 (en) | Reference time-detecting circuit | |
JPH069357B2 (ja) | 自動利得制御増幅器 | |
JPH0681162B2 (ja) | デ−タ判定回路 | |
JPH0669128B2 (ja) | 自動利得制御増幅器 | |
JP3372013B2 (ja) | デジタル信号復調器の判定帰還型周波数補正回路 |