JPS6442920A - Ring counter - Google Patents
Ring counterInfo
- Publication number
- JPS6442920A JPS6442920A JP19944587A JP19944587A JPS6442920A JP S6442920 A JPS6442920 A JP S6442920A JP 19944587 A JP19944587 A JP 19944587A JP 19944587 A JP19944587 A JP 19944587A JP S6442920 A JPS6442920 A JP S6442920A
- Authority
- JP
- Japan
- Prior art keywords
- state
- flip
- flop
- stage
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
PURPOSE:To attain a stable operation at high speed by synchronizing the input state of the 1st stage flip flop of a pulse generating means with a clock taking the operation timing and setting up it by the next clock when the output state of the setup time setting means is changed. CONSTITUTION:A pulse generating means 10 being N-stage of cascade connection of a positive output of a 1st flip-flop storing a binary state is given to the input of a 2nd flip-flop storing the binary state, an initial state setting means 20 where a positive output of the N-stage of flip-flops constituting the pulse generating means 10 and its inverted output and a clock having prescribed speed are operated logically so as to set the initial state of the 1st stage flip-flop at a constant state at all times, and a setup time setting means 30 are provided. Then the flipflop is set up at the leading edge of the clock CLK after one period from the time when the input state of the 1st stage flip-flop is decided. Thus, the counter is miniaturized and stable operation is attained even at power application and high speed processing is made possible.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19944587A JPH0630442B2 (en) | 1987-08-10 | 1987-08-10 | Ring counter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19944587A JPH0630442B2 (en) | 1987-08-10 | 1987-08-10 | Ring counter |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6442920A true JPS6442920A (en) | 1989-02-15 |
JPH0630442B2 JPH0630442B2 (en) | 1994-04-20 |
Family
ID=16407933
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19944587A Expired - Lifetime JPH0630442B2 (en) | 1987-08-10 | 1987-08-10 | Ring counter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0630442B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04357190A (en) * | 1991-06-03 | 1992-12-10 | Komatsu Electron Metals Co Ltd | Single crystal production apparatus |
-
1987
- 1987-08-10 JP JP19944587A patent/JPH0630442B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04357190A (en) * | 1991-06-03 | 1992-12-10 | Komatsu Electron Metals Co Ltd | Single crystal production apparatus |
Also Published As
Publication number | Publication date |
---|---|
JPH0630442B2 (en) | 1994-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5539490A (en) | Phase synchronizing signal generator circuit | |
JPS5557181A (en) | Electronic watch | |
KR940005006B1 (en) | Frequency dividing circuit capable of verying dividing ratio | |
IT1236578B (en) | Type D flip=flop to type B flip=flop converter circuit | |
EP0263377A3 (en) | High-speed pulse swallower | |
JPS6442920A (en) | Ring counter | |
JPS54110745A (en) | Timing signal generating circuit | |
JPS5644225A (en) | Analogue digital converter | |
JPS55107380A (en) | Selector | |
JPS6449311A (en) | Clock generating circuit for switched capacitor filter | |
JPS6411421A (en) | Code converting circuit | |
JPS6468843A (en) | Test mode setting circuit | |
JPS558144A (en) | Analog-digital conversion circuit | |
JPS5673923A (en) | Signal generating circuit for ccd drive | |
JPS62126717A (en) | Serial parallel conversion circuit | |
JPS57116432A (en) | Synchronous counter | |
SU1225009A1 (en) | Synchronous frequency divider with 10:1 countdown | |
JPS5675743A (en) | Frame clock pulse generating circuit | |
SU809160A1 (en) | Serial-to-parallel code converting device | |
SU744947A1 (en) | Pulse synchronizing device | |
SU1121782A1 (en) | Pulse repetition frequency divider | |
JPS52134364A (en) | Counter | |
FR2357109A1 (en) | Parallel to serial pulse converter - has two sets of flip=flops blocking operation of all but one output to provide serial transmission | |
JPS5776927A (en) | Counter circuit | |
JPS57160214A (en) | Flip-flop circuit and counter circuit using it |