JPS6442849A - Capacitor built-in type semiconductor device - Google Patents

Capacitor built-in type semiconductor device

Info

Publication number
JPS6442849A
JPS6442849A JP20020487A JP20020487A JPS6442849A JP S6442849 A JPS6442849 A JP S6442849A JP 20020487 A JP20020487 A JP 20020487A JP 20020487 A JP20020487 A JP 20020487A JP S6442849 A JPS6442849 A JP S6442849A
Authority
JP
Japan
Prior art keywords
conductor layer
divided
conductor
parts
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20020487A
Other languages
Japanese (ja)
Other versions
JPH0581188B2 (en
Inventor
Yoichi Miyasaka
Shogo Matsubara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP20020487A priority Critical patent/JPS6442849A/en
Publication of JPS6442849A publication Critical patent/JPS6442849A/en
Publication of JPH0581188B2 publication Critical patent/JPH0581188B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385Shape, e.g. interlocking features

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To enhance the reliability and the yield by a method wherein one conductor layer of respective layers is divided into multiple parts electrically insulated from one another to form multiple capacitors to be used selectively. CONSTITUTION:A conductor layer 3 on a dielectric layer 2 is divided into two conductor layers 3a, 3b electrically insulated from each other while at least one of these conductor layers 3a, 3b,i.e., the conductor layer 3a is connected to a power supply electrode 51a of a semiconductor chip 6 by a bonding wire 6. When the conductor layer 3 is divided into two parts 3a, 3b, the effect of any defect in the film of dielectric layer 2 can be lessened by half compared with the case when the conductor layer 3 is not divided into two parts 3a, 3b. Furthermore, in such a constitution, two of the same capacitors are formed so that the conductor layer in the side meeting the requirements for characteristic specifications by the inspection during the intermediate processes may be used selectively. Through these procedures, the reliability and the yield can be enhanced.
JP20020487A 1987-08-10 1987-08-10 Capacitor built-in type semiconductor device Granted JPS6442849A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20020487A JPS6442849A (en) 1987-08-10 1987-08-10 Capacitor built-in type semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20020487A JPS6442849A (en) 1987-08-10 1987-08-10 Capacitor built-in type semiconductor device

Publications (2)

Publication Number Publication Date
JPS6442849A true JPS6442849A (en) 1989-02-15
JPH0581188B2 JPH0581188B2 (en) 1993-11-11

Family

ID=16420533

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20020487A Granted JPS6442849A (en) 1987-08-10 1987-08-10 Capacitor built-in type semiconductor device

Country Status (1)

Country Link
JP (1) JPS6442849A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008251901A (en) * 2007-03-30 2008-10-16 Fuji Electric Device Technology Co Ltd Composite semiconductor device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5439855A (en) * 1977-09-05 1979-03-27 Hitachi Ltd Method of making thin film capacitor
JPS61108160A (en) * 1984-11-01 1986-05-26 Nec Corp Semiconductor device with built-in capacitor and manufacture thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5439855A (en) * 1977-09-05 1979-03-27 Hitachi Ltd Method of making thin film capacitor
JPS61108160A (en) * 1984-11-01 1986-05-26 Nec Corp Semiconductor device with built-in capacitor and manufacture thereof

Also Published As

Publication number Publication date
JPH0581188B2 (en) 1993-11-11

Similar Documents

Publication Publication Date Title
DE3678023D1 (en) Integrated circuit arrangement with stacked conductor layers for connecting circuit elements.
JPS6437032A (en) Bendable lead frame assembly of integrated circuit and integrated circuit package
FR2220879B1 (en)
JPS6450443A (en) Semiconductor device
MY116347A (en) Electronic package with multilevel connections
JPS6428930A (en) Semiconductor device
WO1996007198A3 (en) A lead frame having layered conductive planes
MY139629A (en) Method for fabricating semiconductor component
JPS6442849A (en) Capacitor built-in type semiconductor device
JPS57107059A (en) Semiconductor package
JPS57166051A (en) Semiconductor device
JPS6471165A (en) Resin capsule sealed multi-chip modular circuit
JPS6447067A (en) Semiconductor storage device and manufacture thereof
JPS5645069A (en) Hybrid integrated circuit device
JPS5516415A (en) Diode
JPH02126665A (en) Semiconductor device
JPH0394452A (en) Package for semiconductor integrated circuit
JPS6468955A (en) Hybrid integrated circuit device
JPS59224152A (en) Integrated circuit device
JPS59165440A (en) Package for integrated circuit
Siemens Electrical Capacitors and Method of Making Same
JPS56136182A (en) Manufacture of dc high voltage generating device
JPS6484737A (en) Semiconductor integrated circuit device
JPS6379677U (en)
JPS57166716A (en) Lamination delay line