JPS6433628A - Merging processor - Google Patents
Merging processorInfo
- Publication number
- JPS6433628A JPS6433628A JP19117387A JP19117387A JPS6433628A JP S6433628 A JPS6433628 A JP S6433628A JP 19117387 A JP19117387 A JP 19117387A JP 19117387 A JP19117387 A JP 19117387A JP S6433628 A JPS6433628 A JP S6433628A
- Authority
- JP
- Japan
- Prior art keywords
- record
- records
- circuit
- train
- merging
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To obtain a simplified and compact control circuit having the high performance by merging plural record trains into a single train where the records are ascendingly or descendingly rearranged. CONSTITUTION:All records of a subject record train are read out and merged together by a sorting circuit 11. When these records are delivered, the next address having the final record of a record of a termination record 22. This record 22 is read out of a buffer memory 12 in the same way and supplied to the circuit 11. Then the merging process is through when the records 22 of three record trains A-C are held by the circuit 11 respectively. Thus the merging process control is simplified and such circuits that hold the positions of the read records included in a record train, various counter circuits, etc., can be omitted. In such a constitution, a compact control circuit having high performance is obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62191173A JPH07101382B2 (en) | 1987-07-30 | 1987-07-30 | Margin processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62191173A JPH07101382B2 (en) | 1987-07-30 | 1987-07-30 | Margin processing device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6433628A true JPS6433628A (en) | 1989-02-03 |
JPH07101382B2 JPH07101382B2 (en) | 1995-11-01 |
Family
ID=16270113
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62191173A Expired - Lifetime JPH07101382B2 (en) | 1987-07-30 | 1987-07-30 | Margin processing device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH07101382B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02206830A (en) * | 1989-02-06 | 1990-08-16 | Nippon Telegr & Teleph Corp <Ntt> | Merge processing method |
JPH0423072A (en) * | 1990-05-17 | 1992-01-27 | Mitsubishi Electric Corp | Multi-file coupling processor |
JPH056261A (en) * | 1991-04-04 | 1993-01-14 | Mitsubishi Electric Corp | Device and method for sorting data |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6172333A (en) * | 1984-09-15 | 1986-04-14 | Casio Comput Co Ltd | Merge processing system |
-
1987
- 1987-07-30 JP JP62191173A patent/JPH07101382B2/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6172333A (en) * | 1984-09-15 | 1986-04-14 | Casio Comput Co Ltd | Merge processing system |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02206830A (en) * | 1989-02-06 | 1990-08-16 | Nippon Telegr & Teleph Corp <Ntt> | Merge processing method |
JPH0423072A (en) * | 1990-05-17 | 1992-01-27 | Mitsubishi Electric Corp | Multi-file coupling processor |
JPH056261A (en) * | 1991-04-04 | 1993-01-14 | Mitsubishi Electric Corp | Device and method for sorting data |
Also Published As
Publication number | Publication date |
---|---|
JPH07101382B2 (en) | 1995-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3175775D1 (en) | Random access memory arrangements | |
EP0187289A3 (en) | Hierarchical memory system | |
JPS6419397A (en) | Voice signal recognition | |
ES8609791A1 (en) | Apparatus for reproducing information from a record carrier. | |
JPS56137585A (en) | Semiconductor dynamic memory | |
JPS6433628A (en) | Merging processor | |
JPS55115121A (en) | Input and output control unit possible for duplicated recording | |
JPS6419593A (en) | Programmable rom | |
JPS57111757A (en) | Track buffer memory system | |
DE3854520D1 (en) | Purifier for fine superconducting particles. | |
DE3853316T2 (en) | Superconducting circuit card and process for its manufacture. | |
JPS5745658A (en) | Data storage system | |
JPS57120155A (en) | Delay process system | |
JPS5654698A (en) | Test method of memory device | |
JPS5769513A (en) | Flag recording and reproduction system | |
CA1270338C (en) | Data processing system for processing units having different throughputs | |
EP0278391A3 (en) | Memory system | |
JPS6423500A (en) | Read-only semiconductor memory | |
JPS5587357A (en) | Memory circuit device | |
JPS6455659A (en) | Buffer selection system | |
JPS6459427A (en) | Burst converting circuit | |
JPS6429144A (en) | Packet switch using ram arbiter | |
JPS6476339A (en) | Processing system for restoration of editing data | |
JPS6468188A (en) | Double speed conversion circuit | |
JPS55118292A (en) | Data processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071101 Year of fee payment: 12 |