JPS55115121A - Input and output control unit possible for duplicated recording - Google Patents

Input and output control unit possible for duplicated recording

Info

Publication number
JPS55115121A
JPS55115121A JP2188779A JP2188779A JPS55115121A JP S55115121 A JPS55115121 A JP S55115121A JP 2188779 A JP2188779 A JP 2188779A JP 2188779 A JP2188779 A JP 2188779A JP S55115121 A JPS55115121 A JP S55115121A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
write
output
control
input
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2188779A
Other versions
JPS627572B2 (en )
Inventor
Masanori Mizuta
Original Assignee
Nec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Abstract

PURPOSE: To increase the reliability of system, by recordng the same information duplicatedly on two sets of input and output units without lowering the efficiency of processing of software remarkably.
CONSTITUTION: In storing the data from CPU2 duplicatedly on the input and output units 4 and 5, the write-in control section 5 writes in the data to the unit 4. Further, the readout control section 6 reads out the data written in at the end of write-in. Further, when the write-in to the buffer 7 is finished with the write-in control section, the content of the buffer 7 is read out and it is written in the input and output control unit 9. In this case, the write-in to the unit 4 can be regarded finished when the data write-in of data of the buffer 7 is finished. Thus, without remarkable lowering of the processing efficiency of software, the reliability of system can be increased through the duplicated recording of the same information to two sets of input and output units 4 and 9.
COPYRIGHT: (C)1980,JPO&Japio
JP2188779A 1979-02-28 1979-02-28 Expired JPS627572B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2188779A JPS627572B2 (en) 1979-02-28 1979-02-28

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2188779A JPS627572B2 (en) 1979-02-28 1979-02-28

Publications (2)

Publication Number Publication Date
JPS55115121A true true JPS55115121A (en) 1980-09-04
JPS627572B2 JPS627572B2 (en) 1987-02-18

Family

ID=12067610

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2188779A Expired JPS627572B2 (en) 1979-02-28 1979-02-28

Country Status (1)

Country Link
JP (1) JPS627572B2 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59177666A (en) * 1983-03-28 1984-10-08 Toshiba Corp Dual bulk controller
US4819154A (en) * 1982-12-09 1989-04-04 Sequoia Systems, Inc. Memory back up system with one cache memory and two physically separated main memories
US4823261A (en) * 1986-11-24 1989-04-18 International Business Machines Corp. Multiprocessor system for updating status information through flip-flopping read version and write version of checkpoint data
US5051887A (en) * 1987-08-25 1991-09-24 International Business Machines Corporation Maintaining duplex-paired storage devices during gap processing using of a dual copy function
US5737514A (en) * 1995-11-29 1998-04-07 Texas Micro, Inc. Remote checkpoint memory system and protocol for fault-tolerant computer system
US5745672A (en) * 1995-11-29 1998-04-28 Texas Micro, Inc. Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer
US5751939A (en) * 1995-11-29 1998-05-12 Texas Micro, Inc. Main memory system and checkpointing protocol for fault-tolerant computer system using an exclusive-or memory
US5787243A (en) * 1994-06-10 1998-07-28 Texas Micro, Inc. Main memory system and checkpointing protocol for fault-tolerant computer system
US5864657A (en) * 1995-11-29 1999-01-26 Texas Micro, Inc. Main memory system and checkpointing protocol for fault-tolerant computer system
WO2000017741A1 (en) * 1998-09-18 2000-03-30 Fujitsu Limited Method of remote transfer between file units

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4944063A (en) * 1972-09-04 1974-04-25

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4944063A (en) * 1972-09-04 1974-04-25

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4819154A (en) * 1982-12-09 1989-04-04 Sequoia Systems, Inc. Memory back up system with one cache memory and two physically separated main memories
JPS59177666A (en) * 1983-03-28 1984-10-08 Toshiba Corp Dual bulk controller
JPH0474739B2 (en) * 1983-03-28 1992-11-27
US4823261A (en) * 1986-11-24 1989-04-18 International Business Machines Corp. Multiprocessor system for updating status information through flip-flopping read version and write version of checkpoint data
US5051887A (en) * 1987-08-25 1991-09-24 International Business Machines Corporation Maintaining duplex-paired storage devices during gap processing using of a dual copy function
US5787243A (en) * 1994-06-10 1998-07-28 Texas Micro, Inc. Main memory system and checkpointing protocol for fault-tolerant computer system
US5737514A (en) * 1995-11-29 1998-04-07 Texas Micro, Inc. Remote checkpoint memory system and protocol for fault-tolerant computer system
US5745672A (en) * 1995-11-29 1998-04-28 Texas Micro, Inc. Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer
US5751939A (en) * 1995-11-29 1998-05-12 Texas Micro, Inc. Main memory system and checkpointing protocol for fault-tolerant computer system using an exclusive-or memory
US5864657A (en) * 1995-11-29 1999-01-26 Texas Micro, Inc. Main memory system and checkpointing protocol for fault-tolerant computer system
WO2000017741A1 (en) * 1998-09-18 2000-03-30 Fujitsu Limited Method of remote transfer between file units

Also Published As

Publication number Publication date Type
JPS627572B2 (en) 1987-02-18 grant
JP1402952C (en) grant

Similar Documents

Publication Publication Date Title
JPS54146555A (en) Data transfer system between processors
JPS5957326A (en) Document editing device
JPS55134442A (en) Data transfer unit
JPS62291168A (en) Nonvolatile ram
JPS58129552A (en) Processor
JPS5265628A (en) Information processing device
JPS57148467A (en) Original reader
JPS6476346A (en) Disk cache control system
JPS5725069A (en) Vector data processing equipment
JPH01280860A (en) Multiprocessor system with multiport cache memory
JPS55123749A (en) Double recording system of magnetic disc
JPS58107977A (en) Accessing system for storage device
JPS6086622A (en) Input and output controller of disc device
JPS6368957A (en) Data transfer system in information processor
JPH04311219A (en) Data backup system
JPS60122426A (en) Write data check system
JPS5853099A (en) Effective use for memory
JPS57182247A (en) Buffer memory device
JPS6194142A (en) First-in/first-out type memory
JPS578829A (en) Input and output controller
JPS63238655A (en) Information processor
JPS57130150A (en) Register control system
JPS55135955A (en) Magnetic disk control device of double recording system
JPS581247A (en) Cntrolling method for instruction advance-fetch
JPS60168238A (en) Instruction control system