JPS643337B2 - - Google Patents
Info
- Publication number
- JPS643337B2 JPS643337B2 JP879382A JP879382A JPS643337B2 JP S643337 B2 JPS643337 B2 JP S643337B2 JP 879382 A JP879382 A JP 879382A JP 879382 A JP879382 A JP 879382A JP S643337 B2 JPS643337 B2 JP S643337B2
- Authority
- JP
- Japan
- Prior art keywords
- silicon oxide
- lift
- oxide film
- material layer
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Weting (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP879382A JPS58127330A (ja) | 1982-01-25 | 1982-01-25 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP879382A JPS58127330A (ja) | 1982-01-25 | 1982-01-25 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58127330A JPS58127330A (ja) | 1983-07-29 |
| JPS643337B2 true JPS643337B2 (cg-RX-API-DMAC7.html) | 1989-01-20 |
Family
ID=11702740
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP879382A Granted JPS58127330A (ja) | 1982-01-25 | 1982-01-25 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58127330A (cg-RX-API-DMAC7.html) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07191907A (ja) * | 1993-11-09 | 1995-07-28 | Internatl Business Mach Corp <Ibm> | キャッシュ・メモリ・アレイに記憶されるデータの有効ステータスを効率的に管理するための方法及びシステム |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4679299A (en) * | 1986-08-11 | 1987-07-14 | Ncr Corporation | Formation of self-aligned stacked CMOS structures by lift-off |
| JP2013165284A (ja) * | 2013-04-09 | 2013-08-22 | Panasonic Corp | 半導体装置の製造方法 |
-
1982
- 1982-01-25 JP JP879382A patent/JPS58127330A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07191907A (ja) * | 1993-11-09 | 1995-07-28 | Internatl Business Mach Corp <Ibm> | キャッシュ・メモリ・アレイに記憶されるデータの有効ステータスを効率的に管理するための方法及びシステム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58127330A (ja) | 1983-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4853080A (en) | Lift-off process for patterning shields in thin magnetic recording heads | |
| JP3318801B2 (ja) | ドライエッチング方法 | |
| JPS63117423A (ja) | 二酸化シリコンのエツチング方法 | |
| JPS643337B2 (cg-RX-API-DMAC7.html) | ||
| US4311546A (en) | Method of manufacturing semiconductor device | |
| JPH0637072A (ja) | テーパエッチング方法 | |
| JPH0760815B2 (ja) | ドライエッチング方法 | |
| JPS6230323A (ja) | 微細加工方法 | |
| JPS5871638A (ja) | エツチング方法 | |
| EP0022580A1 (en) | Advantageous fabrication technique for devices relying on magnetic properties | |
| JPS594027A (ja) | 半導体装置の製造方法 | |
| KR100564228B1 (ko) | 재생성이 우수한 콜리메이터, 및 그 제조방법 | |
| JPH05160078A (ja) | ドライエッチング方法 | |
| JP2522036B2 (ja) | 深掘りエッチング方法 | |
| JPH02275626A (ja) | ドライエッチング方法 | |
| JPS6266629A (ja) | 薄膜形成方法 | |
| JPS5972138A (ja) | 半導体装置の製造方法 | |
| JPH0670994B2 (ja) | 半導体基板のエッチング方法 | |
| JPS58181869A (ja) | エツチング法 | |
| JPS60250635A (ja) | 絶縁膜の形成方法 | |
| JP2000269186A (ja) | パターン形成方法及び半導体装置の製造方法 | |
| US20060003590A1 (en) | Process for producing a mask on a substrate | |
| JPH04318932A (ja) | 金属パターン形成方法 | |
| JPS634275B2 (cg-RX-API-DMAC7.html) | ||
| JPH065585A (ja) | 半導体装置の製造方法 |