JPS643101B2 - - Google Patents
Info
- Publication number
- JPS643101B2 JPS643101B2 JP58020146A JP2014683A JPS643101B2 JP S643101 B2 JPS643101 B2 JP S643101B2 JP 58020146 A JP58020146 A JP 58020146A JP 2014683 A JP2014683 A JP 2014683A JP S643101 B2 JPS643101 B2 JP S643101B2
- Authority
- JP
- Japan
- Prior art keywords
- synchronization
- shift register
- frame
- pattern
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
- H04J3/0605—Special codes used as synchronising signal
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58020146A JPS59146239A (ja) | 1983-02-09 | 1983-02-09 | フレ−ム同期回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58020146A JPS59146239A (ja) | 1983-02-09 | 1983-02-09 | フレ−ム同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59146239A JPS59146239A (ja) | 1984-08-22 |
| JPS643101B2 true JPS643101B2 (enrdf_load_stackoverflow) | 1989-01-19 |
Family
ID=12019008
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58020146A Granted JPS59146239A (ja) | 1983-02-09 | 1983-02-09 | フレ−ム同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59146239A (enrdf_load_stackoverflow) |
-
1983
- 1983-02-09 JP JP58020146A patent/JPS59146239A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59146239A (ja) | 1984-08-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH055711Y2 (enrdf_load_stackoverflow) | ||
| US5648776A (en) | Serial-to-parallel converter using alternating latches and interleaving techniques | |
| JP2747077B2 (ja) | フレーム同期回路 | |
| US4592072A (en) | Decoder for self-clocking serial data communications | |
| EP0335547B1 (en) | A metastable prevention circuit | |
| US6745353B2 (en) | Method and apparatus for sliding window link physical error detection | |
| US5063575A (en) | Apparatus and method for proper byte alignment in an encoder/decoder | |
| JP2947074B2 (ja) | フレーム同期検出回路 | |
| JPS643101B2 (enrdf_load_stackoverflow) | ||
| JPS60235549A (ja) | nB1C符号信号のCビツト同期方式 | |
| JP3697809B2 (ja) | 信号検出回路 | |
| JPS6141186B2 (enrdf_load_stackoverflow) | ||
| JP2817803B2 (ja) | シンク発生方法 | |
| KR890004227Y1 (ko) | 동기신호 파손시 데이타 손실방지 회로 | |
| KR100270335B1 (ko) | 동기보호정보를순회시킨프레임동기장치 | |
| JPS6323437A (ja) | 同期検出回路 | |
| JPH02502237A (ja) | ファイバーオプティックデータ伝送のためのダイナミック速度シフタ | |
| KR0172459B1 (ko) | 클럭재생방법 및 장치 | |
| JPH04298133A (ja) | フレーム同期回路 | |
| JPH04326219A (ja) | ポインタ処理回路 | |
| JPS5819055A (ja) | クロツク再生回路 | |
| JPH02274133A (ja) | フレーム同期装置 | |
| JPH01196931A (ja) | 同期検出回路 | |
| KR20080078508A (ko) | 디시리얼라이저 및 데이터 복원 방법 | |
| JPH088893A (ja) | 遅延時間を短くした連続ビットのヘッダ検出方法 |