JPS59146239A - フレ−ム同期回路 - Google Patents

フレ−ム同期回路

Info

Publication number
JPS59146239A
JPS59146239A JP58020146A JP2014683A JPS59146239A JP S59146239 A JPS59146239 A JP S59146239A JP 58020146 A JP58020146 A JP 58020146A JP 2014683 A JP2014683 A JP 2014683A JP S59146239 A JPS59146239 A JP S59146239A
Authority
JP
Japan
Prior art keywords
synchronization
frame
frame synchronization
pattern
serial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58020146A
Other languages
English (en)
Japanese (ja)
Other versions
JPS643101B2 (enrdf_load_stackoverflow
Inventor
Masanori Kajiwara
梶原 正範
Takao Moriya
守屋 隆夫
Michinobu Ohata
大畑 道信
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58020146A priority Critical patent/JPS59146239A/ja
Publication of JPS59146239A publication Critical patent/JPS59146239A/ja
Publication of JPS643101B2 publication Critical patent/JPS643101B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0602Systems characterised by the synchronising information used
    • H04J3/0605Special codes used as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58020146A 1983-02-09 1983-02-09 フレ−ム同期回路 Granted JPS59146239A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58020146A JPS59146239A (ja) 1983-02-09 1983-02-09 フレ−ム同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58020146A JPS59146239A (ja) 1983-02-09 1983-02-09 フレ−ム同期回路

Publications (2)

Publication Number Publication Date
JPS59146239A true JPS59146239A (ja) 1984-08-22
JPS643101B2 JPS643101B2 (enrdf_load_stackoverflow) 1989-01-19

Family

ID=12019008

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58020146A Granted JPS59146239A (ja) 1983-02-09 1983-02-09 フレ−ム同期回路

Country Status (1)

Country Link
JP (1) JPS59146239A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS643101B2 (enrdf_load_stackoverflow) 1989-01-19

Similar Documents

Publication Publication Date Title
US7253754B2 (en) Data form converter between serial and parallel
US6696995B1 (en) Low power deserializer circuit and method of using same
JPH03244235A (ja) フレーム同期回路
US5854794A (en) Digital transmission framing system
JPH10224231A (ja) シリアルーパラレル変換回路
JPS59146239A (ja) フレ−ム同期回路
JPH03127526A (ja) 同期化装置
JPS60235549A (ja) nB1C符号信号のCビツト同期方式
JP2967748B2 (ja) Atmセル同期回路
JP3201352B2 (ja) 同期化回路
JPH0779211A (ja) マルチプレクサのための制御回路
JPS6141186B2 (enrdf_load_stackoverflow)
KR100204062B1 (ko) 저속 데이타 프레임 위상 정렬기
US7020795B2 (en) Operating method for detecting and solving underflow and overflow by using oversampling
KR0172459B1 (ko) 클럭재생방법 및 장치
JP3145988B2 (ja) データs/p変換回路
KR100200490B1 (ko) 데이타 인터페이스 장치
JPH0738544A (ja) クロック乗せ換え回路
JP3409549B2 (ja) 並列信号変換回路及び並列信号の同期回路
JPH04369984A (ja) シンク発生方法
JPS59161150A (ja) フレ−ム同期回路
JPH04298133A (ja) フレーム同期回路
JPH04346517A (ja) 計数装置
JPS61288623A (ja) 同期信号伝送装置
JPH01196931A (ja) 同期検出回路