JPS641810B2 - - Google Patents

Info

Publication number
JPS641810B2
JPS641810B2 JP59238876A JP23887684A JPS641810B2 JP S641810 B2 JPS641810 B2 JP S641810B2 JP 59238876 A JP59238876 A JP 59238876A JP 23887684 A JP23887684 A JP 23887684A JP S641810 B2 JPS641810 B2 JP S641810B2
Authority
JP
Japan
Prior art keywords
scan
logic block
scan loop
logic
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59238876A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61117627A (ja
Inventor
Tsutomu Hirasawa
Shohei Ikehara
Shuji Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59238876A priority Critical patent/JPS61117627A/ja
Publication of JPS61117627A publication Critical patent/JPS61117627A/ja
Publication of JPS641810B2 publication Critical patent/JPS641810B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP59238876A 1984-11-13 1984-11-13 論理回路の診断回路 Granted JPS61117627A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59238876A JPS61117627A (ja) 1984-11-13 1984-11-13 論理回路の診断回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59238876A JPS61117627A (ja) 1984-11-13 1984-11-13 論理回路の診断回路

Publications (2)

Publication Number Publication Date
JPS61117627A JPS61117627A (ja) 1986-06-05
JPS641810B2 true JPS641810B2 (enrdf_load_stackoverflow) 1989-01-12

Family

ID=17036572

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59238876A Granted JPS61117627A (ja) 1984-11-13 1984-11-13 論理回路の診断回路

Country Status (1)

Country Link
JP (1) JPS61117627A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2679343B2 (ja) * 1990-03-16 1997-11-19 日本電気株式会社 ループ処理方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59178549A (ja) * 1983-03-30 1984-10-09 Mitsubishi Electric Corp シフトリング回路

Also Published As

Publication number Publication date
JPS61117627A (ja) 1986-06-05

Similar Documents

Publication Publication Date Title
CA1218424A (en) Scannable asynchronous/synchronous cmos latch
US4621363A (en) Testing and diagnostic device for digital computers
USRE41496E1 (en) Boundary-scan input circuit for a reset pin
JPS6134173B2 (enrdf_load_stackoverflow)
JPS62220879A (ja) 半導体装置
EP1943533B1 (en) Ic testing methods and apparatus
US5450418A (en) Pseudo master slave capture mechanism for scan elements
US6815977B2 (en) Scan cell systems and methods
JPS6329276A (ja) 論理ｌｓｉ
CA1268550A (en) Apparatus providing improved diagnosability
US5068881A (en) Scannable register with delay test capability
JPS5853774B2 (ja) 情報処理装置
JPS641810B2 (enrdf_load_stackoverflow)
DE69030209D1 (de) Durch Ereigniss befähigte Prüfarchitektur für integrierte Schaltungen
JPS62195169A (ja) 大規模集積回路
JPH07174821A (ja) バウンダリスキャンセルおよびテスト回路の検証方法
JPH01197675A (ja) 論理回路の診断方法
JP2877505B2 (ja) Ｌｓｉ実装ボード及びデータ処理装置
JPH06118133A (ja) Ｌｓｉのテスト方法
JP2637276B2 (ja) トレーサ
JPS6327735B2 (enrdf_load_stackoverflow)
JPS63193238A (ja) アドレススキヤン方式
JPH026772A (ja) 集積回路
JPS5868156A (ja) 集積回路
JPH0358143A (ja) Ｌｓｉのスキャンイン／スキャンアウト論理回路