JPS6417112A - Interface device - Google Patents
Interface deviceInfo
- Publication number
- JPS6417112A JPS6417112A JP62173277A JP17327787A JPS6417112A JP S6417112 A JPS6417112 A JP S6417112A JP 62173277 A JP62173277 A JP 62173277A JP 17327787 A JP17327787 A JP 17327787A JP S6417112 A JPS6417112 A JP S6417112A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- state
- data
- holding
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Information Transfer Systems (AREA)
Abstract
PURPOSE:To surely transmit the data produced asynchronously with each other to a CPU just with a single reading action by holding the state of the data signal synchronized by a synchronizing circuit via a monitor circuit in the activating timing of a read signal and then delivering the held signal state in the form of data. CONSTITUTION:For instance, a data signal DT is activated in the timing as shown in a diagram and therefore a JKFF 7 is set at the rise of a system clock SCK. Then a chip selection signal CS1 and a read signal RD are produced. Thus an FF 8 is set and the holding state of an FF 7 is held by the FF 8. This holding state is transmitted to a CPU as a signal STD via a 3-state buffer 10 during an active period of the signal RD. Hereafter the buffer 10 is set under a high impedance state when the signal RD is inactivated. At the same time, the FF 7 is reset.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62173277A JPS6417112A (en) | 1987-07-10 | 1987-07-10 | Interface device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62173277A JPS6417112A (en) | 1987-07-10 | 1987-07-10 | Interface device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6417112A true JPS6417112A (en) | 1989-01-20 |
Family
ID=15957466
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62173277A Pending JPS6417112A (en) | 1987-07-10 | 1987-07-10 | Interface device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6417112A (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5018979Y1 (en) * | 1970-03-09 | 1975-06-10 | ||
JPS555101A (en) * | 1978-06-05 | 1980-01-16 | Nikkei Giken:Kk | Casting method for wrapping metal |
JPS601591U (en) * | 1983-06-20 | 1985-01-08 | 小原金属工業株式会社 | Arms for welding guns |
JPS628938Y2 (en) * | 1983-01-21 | 1987-03-02 |
-
1987
- 1987-07-10 JP JP62173277A patent/JPS6417112A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5018979Y1 (en) * | 1970-03-09 | 1975-06-10 | ||
JPS555101A (en) * | 1978-06-05 | 1980-01-16 | Nikkei Giken:Kk | Casting method for wrapping metal |
JPS628938Y2 (en) * | 1983-01-21 | 1987-03-02 | ||
JPS601591U (en) * | 1983-06-20 | 1985-01-08 | 小原金属工業株式会社 | Arms for welding guns |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0295864A3 (en) | Consumption meter | |
EP0247809A3 (en) | Logic device | |
FR2626693B1 (en) | BUFFER MEMORY DEVICE AND METHOD, PARTICULARLY FOR LINE-COLUMN MATRIX TRANSPOSITION OF DATA SEQUENCES | |
ES2008232A6 (en) | System and device to interface asynchronous apparatuses | |
JPS6417112A (en) | Interface device | |
EP0225159A3 (en) | System for detecting edge of image | |
EP0305992A3 (en) | Drop/insert processing circuit | |
JPS5447424A (en) | Picture memory unit | |
JPS5397339A (en) | Buffer device featuring parallel delivering of serial picture signal input | |
EP0344736A3 (en) | High-speed synchronous data transfer system | |
JPS5588148A (en) | Test system of input-output control system | |
JPS6488668A (en) | Bus control system | |
JPS53148937A (en) | Data transfer system | |
JPS6468853A (en) | Memory control system | |
JPS6459173A (en) | Pattern generating device for testing of two-port memory | |
SU1437980A1 (en) | Device for suppressing disturbance | |
JPS6488817A (en) | Clock device | |
JPS5534543A (en) | Control input circuit | |
JPS55935A (en) | Signal synchronization system | |
JPS6459174A (en) | Circuit for coincident start of non-synchronous signals | |
JPS5534721A (en) | Real time signal recording device | |
JPS5760588A (en) | Memory controller | |
JPS56118137A (en) | Input device for digital signal | |
JPS6446118A (en) | Timing generating circuit | |
JPS57114939A (en) | Buffer register control system |