JPS6412040B2 - - Google Patents
Info
- Publication number
- JPS6412040B2 JPS6412040B2 JP18180181A JP18180181A JPS6412040B2 JP S6412040 B2 JPS6412040 B2 JP S6412040B2 JP 18180181 A JP18180181 A JP 18180181A JP 18180181 A JP18180181 A JP 18180181A JP S6412040 B2 JPS6412040 B2 JP S6412040B2
- Authority
- JP
- Japan
- Prior art keywords
- rom
- latch
- signal
- output
- rtn
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
Landscapes
- Read Only Memory (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56181801A JPS5883390A (ja) | 1981-11-13 | 1981-11-13 | Rom出力読出回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56181801A JPS5883390A (ja) | 1981-11-13 | 1981-11-13 | Rom出力読出回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5883390A JPS5883390A (ja) | 1983-05-19 |
JPS6412040B2 true JPS6412040B2 (enrdf_load_html_response) | 1989-02-28 |
Family
ID=16107084
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56181801A Granted JPS5883390A (ja) | 1981-11-13 | 1981-11-13 | Rom出力読出回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5883390A (enrdf_load_html_response) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE68928341T2 (de) * | 1988-12-05 | 1998-01-29 | Texas Instruments Inc | Integrierte Schaltungskonfiguration mit schneller örtlicher Zugriffszeit |
-
1981
- 1981-11-13 JP JP56181801A patent/JPS5883390A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5883390A (ja) | 1983-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100256308B1 (ko) | 프로그램 가능한 레이턴시 주기를 갖는 동기 메모리 장치용의최적 회로 및 그 제어 방법 | |
US5655105A (en) | Method and apparatus for multiple latency synchronous pipelined dynamic random access memory | |
US6804743B2 (en) | Two step memory device command buffer apparatus and method and memory devices and computer systems using same | |
JP3102398B2 (ja) | タイミング信号生成回路 | |
EP0452510B1 (en) | Semiconductor memory device | |
US6175894B1 (en) | Memory device command buffer apparatus and method and memory devices and computer systems using same | |
JP2659436B2 (ja) | 半導体記憶装置 | |
JPS6346920B2 (enrdf_load_html_response) | ||
KR20030009080A (ko) | 반도체 집적 회로 | |
JP2000200484A (ja) | 内部命令信号発生装置及びその方法 | |
EP0080902A2 (en) | Semiconductor memory device | |
EP0660328B1 (en) | Method of controlling semiconductor storage circuit | |
US5109492A (en) | Microprocessor which terminates bus cycle when access address falls within a predetermined processor system address space | |
JPS6412040B2 (enrdf_load_html_response) | ||
JPS6221196B2 (enrdf_load_html_response) | ||
JP2818563B2 (ja) | 同期式メモリ | |
JP2665188B2 (ja) | バッファ回路 | |
JPS5856196B2 (ja) | 記憶装置のタイミング制御方式 | |
JP2719227B2 (ja) | 処理装置 | |
JPS6235693B2 (enrdf_load_html_response) | ||
JPH01138673A (ja) | メモリ回路 | |
JPH0614435B2 (ja) | 半導体メモリ | |
JPH06251585A (ja) | 半導体記憶装置 | |
JPS6143791B2 (enrdf_load_html_response) | ||
JPH10149681A (ja) | データ読み出し回路 |