JPS6389249U - - Google Patents

Info

Publication number
JPS6389249U
JPS6389249U JP18349686U JP18349686U JPS6389249U JP S6389249 U JPS6389249 U JP S6389249U JP 18349686 U JP18349686 U JP 18349686U JP 18349686 U JP18349686 U JP 18349686U JP S6389249 U JPS6389249 U JP S6389249U
Authority
JP
Japan
Prior art keywords
wiring layer
semiconductor device
protection film
inclined surface
sealed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18349686U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP18349686U priority Critical patent/JPS6389249U/ja
Publication of JPS6389249U publication Critical patent/JPS6389249U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案半導体装置の一実施例の要部を
示す断面図、第2図、第3図、第4図及び第5図
は夫々アルミニウム配線層に傾斜面を形成する工
程を示す線図、第6図は従来の半導体装置の一例
の要部を示す断面図、第7図及び第8図は夫々第
6図例の説明に供する線図である。 1はP型シリコン基板、2は絶縁層、3はアル
ミニウム配線層、4は表面保護膜、5はエポキシ
樹脂、15,16は夫々傾斜面である。
FIG. 1 is a cross-sectional view showing a main part of an embodiment of the semiconductor device of the present invention, and FIGS. 2, 3, 4, and 5 are lines showing the steps of forming an inclined surface on an aluminum wiring layer, respectively. 6 are cross-sectional views showing essential parts of an example of a conventional semiconductor device, and FIGS. 7 and 8 are diagrams for explaining the example shown in FIG. 6, respectively. 1 is a P-type silicon substrate, 2 is an insulating layer, 3 is an aluminum wiring layer, 4 is a surface protection film, 5 is an epoxy resin, and 15 and 16 are inclined surfaces, respectively.

Claims (1)

【実用新案登録請求の範囲】 半導体基板上に配線層と該配線層を覆う表面保
護膜とを有すると共に樹脂により封止された半導
体装置において、 上記配線層の縁部を傾斜面としたことを特徴と
する半導体装置。
[Claims for Utility Model Registration] A semiconductor device having a wiring layer on a semiconductor substrate and a surface protection film covering the wiring layer and sealed with resin, in which the edge of the wiring layer is an inclined surface. Characteristic semiconductor devices.
JP18349686U 1986-11-28 1986-11-28 Pending JPS6389249U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18349686U JPS6389249U (en) 1986-11-28 1986-11-28

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18349686U JPS6389249U (en) 1986-11-28 1986-11-28

Publications (1)

Publication Number Publication Date
JPS6389249U true JPS6389249U (en) 1988-06-10

Family

ID=31130286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18349686U Pending JPS6389249U (en) 1986-11-28 1986-11-28

Country Status (1)

Country Link
JP (1) JPS6389249U (en)

Similar Documents

Publication Publication Date Title
JPS6389249U (en)
JP2502702B2 (en) Semiconductor device
JPH0187547U (en)
JPS6413125U (en)
JPS6172850U (en)
JPS5878631U (en) semiconductor equipment
JPH02101533U (en)
JPS62112149U (en)
JPH0254227U (en)
JPS61203561U (en)
JPS6371544U (en)
JPH0254237U (en)
JPS63170965U (en)
JPS6315052U (en)
JPH01143127U (en)
JPH0233457U (en)
JPS6185152U (en)
JPH0328729U (en)
JPS6382953U (en)
JPS6387833U (en)
JPH01154633U (en)
JPS62166638U (en)
JPS61140574U (en)
JPS60116255U (en) semiconductor equipment
JPH0423142U (en)