JPS637040B2 - - Google Patents

Info

Publication number
JPS637040B2
JPS637040B2 JP54133170A JP13317079A JPS637040B2 JP S637040 B2 JPS637040 B2 JP S637040B2 JP 54133170 A JP54133170 A JP 54133170A JP 13317079 A JP13317079 A JP 13317079A JP S637040 B2 JPS637040 B2 JP S637040B2
Authority
JP
Japan
Prior art keywords
prepreg
layer circuit
circuit board
reference mark
inner layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54133170A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5656698A (en
Inventor
Osamu Konoe
Yoshifumi Kitagawa
Tetsuo Kunitomi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP13317079A priority Critical patent/JPS5656698A/ja
Publication of JPS5656698A publication Critical patent/JPS5656698A/ja
Publication of JPS637040B2 publication Critical patent/JPS637040B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP13317079A 1979-10-15 1979-10-15 Method of manufacturing multilayer printed circuit board Granted JPS5656698A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13317079A JPS5656698A (en) 1979-10-15 1979-10-15 Method of manufacturing multilayer printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13317079A JPS5656698A (en) 1979-10-15 1979-10-15 Method of manufacturing multilayer printed circuit board

Publications (2)

Publication Number Publication Date
JPS5656698A JPS5656698A (en) 1981-05-18
JPS637040B2 true JPS637040B2 (en, 2012) 1988-02-15

Family

ID=15098307

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13317079A Granted JPS5656698A (en) 1979-10-15 1979-10-15 Method of manufacturing multilayer printed circuit board

Country Status (1)

Country Link
JP (1) JPS5656698A (en, 2012)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5969997A (ja) * 1982-10-15 1984-04-20 松下電工株式会社 多層プリント配線板の製造方法
KR20190036436A (ko) 2017-09-27 2019-04-04 삼성전기주식회사 모바일 단말, 통신 모듈 및 모바일 단말의 제어 방법

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5553496A (en) * 1978-10-16 1980-04-18 Fujitsu Ltd Method of manufacturing multilayer printed circuit board

Also Published As

Publication number Publication date
JPS5656698A (en) 1981-05-18

Similar Documents

Publication Publication Date Title
CN100469215C (zh) 多层电路基板及其制造方法
JPH03141693A (ja) リジッド―フレキシブル複合多層プリント配線板とその製法
JPS637040B2 (en, 2012)
JPH05507388A (ja) 多層プリント回路基板の製造方法
JPH0453190A (ja) リジッド／フレックス配線板の製造方法
JP3583241B2 (ja) 金属箔張り積層板の製造法及びプリント配線板の製造法
JPH05283862A (ja) 積層プリント基板の製造方法
JPH05110255A (ja) 曲面多層配線板の製造方法
JPS62269391A (ja) プリント配線板の製造方法
JP2609298B2 (ja) 多層積層板の製造方法
JP4058218B2 (ja) プリント配線基板の製造方法
JP2000151102A (ja) 多層回路基板の製造方法
JPH06244555A (ja) 多層積層板の製造方法
JP3934826B2 (ja) 多層配線板の製造方法
JP3810841B2 (ja) プリント配線板の製造方法
JP3840744B2 (ja) 多層板の製造方法
JP3838108B2 (ja) 多層プリント配線板の製造方法
JP2864276B2 (ja) プリント配線基板の製造方法
JPH02296394A (ja) 多層印刷配線板の製造方法
JP3474911B2 (ja) 印刷配線板用素材、印刷配線板及びその製造方法
JPS63285997A (ja) 多層基板の製造方法および装置
JPH04312995A (ja) 銅張り積層板の製造方法
JP3241504B2 (ja) リジッドフレックスプリント配線板及びその製造方法
KR200267933Y1 (ko) 다층인쇄회로기판
KR20020023888A (ko) 다층인쇄회로기판 및 그 제조 방법