JPS6357819B2 - - Google Patents
Info
- Publication number
- JPS6357819B2 JPS6357819B2 JP55183472A JP18347280A JPS6357819B2 JP S6357819 B2 JPS6357819 B2 JP S6357819B2 JP 55183472 A JP55183472 A JP 55183472A JP 18347280 A JP18347280 A JP 18347280A JP S6357819 B2 JPS6357819 B2 JP S6357819B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- bit
- address
- memory area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 21
- 238000010586 diagram Methods 0.000 description 3
- 238000003745 diagnosis Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55183472A JPS57105900A (en) | 1980-12-24 | 1980-12-24 | Duplicated memory control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55183472A JPS57105900A (en) | 1980-12-24 | 1980-12-24 | Duplicated memory control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57105900A JPS57105900A (en) | 1982-07-01 |
JPS6357819B2 true JPS6357819B2 (zh) | 1988-11-14 |
Family
ID=16136386
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55183472A Granted JPS57105900A (en) | 1980-12-24 | 1980-12-24 | Duplicated memory control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57105900A (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0375316U (zh) * | 1989-11-27 | 1991-07-29 | ||
JPH03505363A (ja) * | 1988-05-25 | 1991-11-21 | スベンソン、ローゲル | 拡縮可能な装着手段における装置 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05216771A (ja) * | 1991-09-18 | 1993-08-27 | Internatl Business Mach Corp <Ibm> | データ処理装置内の重要データの回復可能性を保証する方法と装置 |
JP5910356B2 (ja) | 2012-06-29 | 2016-04-27 | 富士通株式会社 | 電子装置、電子装置制御方法及び電子装置制御プログラム |
-
1980
- 1980-12-24 JP JP55183472A patent/JPS57105900A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03505363A (ja) * | 1988-05-25 | 1991-11-21 | スベンソン、ローゲル | 拡縮可能な装着手段における装置 |
JPH0375316U (zh) * | 1989-11-27 | 1991-07-29 |
Also Published As
Publication number | Publication date |
---|---|
JPS57105900A (en) | 1982-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5195057A (en) | Semiconductor memory device having a redundant memory which can be selectively placed in a not-in-use status | |
US6041422A (en) | Fault tolerant memory system | |
JPS61267846A (ja) | メモリを有する集積回路装置 | |
US4103823A (en) | Parity checking scheme for detecting word line failure in multiple byte arrays | |
US5386387A (en) | Semiconductor memory device including additional memory cell block having irregular memory cell arrangement | |
JPS6221143B2 (zh) | ||
JPS6357819B2 (zh) | ||
JPH0542079B2 (zh) | ||
JPS6129024B2 (zh) | ||
JPS60167051A (ja) | 記憶装置 | |
JPS6130301B2 (zh) | ||
JPS59207098A (ja) | 情報処理装置 | |
JPH0588989A (ja) | メモリ装置 | |
JPS59113600A (ja) | 高信頼記憶回路装置 | |
JPS61211786A (ja) | Icカ−ド | |
JP2973419B2 (ja) | 半導体メモリ装置 | |
JPH03191450A (ja) | メモリーカードの不良チップ代替え回路 | |
JPH06231007A (ja) | 計算機の不正アドレス検知回路 | |
JPH023164A (ja) | デュアル・ポート・メモリ | |
JPS58137066A (ja) | 計算機システムのメモリアクセス制御方法 | |
JPS62175993A (ja) | マルチポ−トメモリ | |
JPS5847798B2 (ja) | 記憶装置 | |
JPS58169398A (ja) | メモリ・システム | |
JPH0564361B2 (zh) | ||
JPH04291098A (ja) | 半導体記憶装置 |