JPS6355258B2 - - Google Patents
Info
- Publication number
- JPS6355258B2 JPS6355258B2 JP11503179A JP11503179A JPS6355258B2 JP S6355258 B2 JPS6355258 B2 JP S6355258B2 JP 11503179 A JP11503179 A JP 11503179A JP 11503179 A JP11503179 A JP 11503179A JP S6355258 B2 JPS6355258 B2 JP S6355258B2
- Authority
- JP
- Japan
- Prior art keywords
- information
- loop transmission
- stored
- information processing
- processing device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005540 biological transmission Effects 0.000 claims description 44
- 230000010365 information processing Effects 0.000 claims description 36
- 238000004891 communication Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- 230000002123 temporal effect Effects 0.000 description 3
- 230000002411 adverse Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/42—Loop networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11503179A JPS5639654A (en) | 1979-09-07 | 1979-09-07 | Loop transmission memory system with update status |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11503179A JPS5639654A (en) | 1979-09-07 | 1979-09-07 | Loop transmission memory system with update status |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5639654A JPS5639654A (en) | 1981-04-15 |
| JPS6355258B2 true JPS6355258B2 (index.php) | 1988-11-01 |
Family
ID=14652493
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11503179A Granted JPS5639654A (en) | 1979-09-07 | 1979-09-07 | Loop transmission memory system with update status |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5639654A (index.php) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0644398B2 (ja) * | 1981-07-24 | 1994-06-08 | 株式会社日立製作所 | 情 報 処 理 シ ス テ ム |
| JPS6020903A (ja) * | 1983-07-15 | 1985-02-02 | Dainippon Ink & Chem Inc | 高分子水分散液の製造法 |
-
1979
- 1979-09-07 JP JP11503179A patent/JPS5639654A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5639654A (en) | 1981-04-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0021287B1 (en) | Multi-microprocessorsystem | |
| JPS6355258B2 (index.php) | ||
| JPS6319959B2 (index.php) | ||
| JPH0158599B2 (index.php) | ||
| JPH026263B2 (index.php) | ||
| JPS6229829B2 (index.php) | ||
| JPS5819058A (ja) | デ−タウエイシステムにおける構成制御方式 | |
| JPH0234518B2 (index.php) | ||
| JPH0115100B2 (index.php) | ||
| SU934465A1 (ru) | Процессор ввода-вывода | |
| JPS6118793B2 (index.php) | ||
| JPS61232746A (ja) | デ−タ転送バツフア方式 | |
| CN118921624A (zh) | 测距方法、装置、设备、存储介质和程序产品 | |
| JPS63234749A (ja) | メツセ−ジ伝送装置 | |
| JPH0126236B2 (index.php) | ||
| JPS61125655A (ja) | メモリアクセス制御装置 | |
| JPH0683741A (ja) | データ分散処理システム | |
| JPH0434187B2 (index.php) | ||
| JPS5850058A (ja) | 共通メモリインタフエ−ス回路 | |
| JPS62260262A (ja) | デ−タ転送制御装置 | |
| JPH0816538A (ja) | プロセッサ間通信方式 | |
| JPH0277971A (ja) | 医用画像通信制御方式 | |
| WO1989003565A1 (en) | Selective receiver for each processor in a multiple processor system | |
| JPS62140156A (ja) | ポ−リング方式 | |
| JPS61118803A (ja) | プログラマブル・コントロ−ラ・システム |