JPS6355091B2 - - Google Patents

Info

Publication number
JPS6355091B2
JPS6355091B2 JP56140931A JP14093181A JPS6355091B2 JP S6355091 B2 JPS6355091 B2 JP S6355091B2 JP 56140931 A JP56140931 A JP 56140931A JP 14093181 A JP14093181 A JP 14093181A JP S6355091 B2 JPS6355091 B2 JP S6355091B2
Authority
JP
Japan
Prior art keywords
address
trigger
trace
instruction
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56140931A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5844543A (ja
Inventor
Yasuyuki Oguma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anritsu Corp
Original Assignee
Anritsu Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anritsu Corp filed Critical Anritsu Corp
Priority to JP56140931A priority Critical patent/JPS5844543A/ja
Publication of JPS5844543A publication Critical patent/JPS5844543A/ja
Publication of JPS6355091B2 publication Critical patent/JPS6355091B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP56140931A 1981-09-09 1981-09-09 トリガトレ−ス回路 Granted JPS5844543A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56140931A JPS5844543A (ja) 1981-09-09 1981-09-09 トリガトレ−ス回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56140931A JPS5844543A (ja) 1981-09-09 1981-09-09 トリガトレ−ス回路

Publications (2)

Publication Number Publication Date
JPS5844543A JPS5844543A (ja) 1983-03-15
JPS6355091B2 true JPS6355091B2 (enrdf_load_stackoverflow) 1988-11-01

Family

ID=15280140

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56140931A Granted JPS5844543A (ja) 1981-09-09 1981-09-09 トリガトレ−ス回路

Country Status (1)

Country Link
JP (1) JPS5844543A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4533059A (en) * 1984-06-13 1985-08-06 Continental White Cap, Inc. Vacuum-tamper indicating button for smaller diameter caps and the like

Also Published As

Publication number Publication date
JPS5844543A (ja) 1983-03-15

Similar Documents

Publication Publication Date Title
KR940003318B1 (ko) 캐시 메모리를 구비한 프로세서
JPS6355091B2 (enrdf_load_stackoverflow)
JPH04190430A (ja) ソフトウェア開発用エミュレータ
JPS60159951A (ja) 情報処理装置におけるトレ−ス方式
JPH0581087A (ja) プロセサのモニタ方式
JPS60124746A (ja) デ−タ処理装置
JPS61204703A (ja) エンジン制御コンピユ−タシステムの開発装置
JPH0232153U (enrdf_load_stackoverflow)
JPH0465729A (ja) シンボリック・デバッガ
JPS6142301B2 (enrdf_load_stackoverflow)
JP2742306B2 (ja) エミュレータ
JPS6170644A (ja) プログラムデバク方式
JPH03266139A (ja) プログラムデバグ方式
JPS59202546A (ja) デバツグ装置
JPS609294B2 (ja) 電子計算機におけるトレ−ス方式
JPH05324395A (ja) プログラムのデバッグ装置
JPS62130436A (ja) トレ−ス制御装置
JPH03225532A (ja) デバッガの変数トレースのためのコンパイラのコード生成方式
JPH05250212A (ja) 情報処理装置
JPH0444973B2 (enrdf_load_stackoverflow)
JPH04367902A (ja) プログラマブルコントローラ
JPS58142443A (ja) 事象記録装置
JPS59202550A (ja) デバツグ装置
JPH02109146A (ja) プログラムデバツグ装置
JPS61190636A (ja) トレ−ス機能を有する情報処理装置