JPS6353733B2 - - Google Patents
Info
- Publication number
- JPS6353733B2 JPS6353733B2 JP54068037A JP6803779A JPS6353733B2 JP S6353733 B2 JPS6353733 B2 JP S6353733B2 JP 54068037 A JP54068037 A JP 54068037A JP 6803779 A JP6803779 A JP 6803779A JP S6353733 B2 JPS6353733 B2 JP S6353733B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- flip
- gate circuit
- logic section
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000002131 composite material Substances 0.000 claims description 35
- 238000010586 diagram Methods 0.000 description 9
- 239000013256 coordination polymer Substances 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 230000001934 delay Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0372—Bistable circuits of the primary-secondary type
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6803779A JPS55159620A (en) | 1979-05-31 | 1979-05-31 | Flip-flop circuit providing with data preset function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6803779A JPS55159620A (en) | 1979-05-31 | 1979-05-31 | Flip-flop circuit providing with data preset function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55159620A JPS55159620A (en) | 1980-12-11 |
| JPS6353733B2 true JPS6353733B2 (esLanguage) | 1988-10-25 |
Family
ID=13362189
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6803779A Granted JPS55159620A (en) | 1979-05-31 | 1979-05-31 | Flip-flop circuit providing with data preset function |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55159620A (esLanguage) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6437118A (en) * | 1987-07-31 | 1989-02-07 | Nec Corp | Up/down counter circuit |
-
1979
- 1979-05-31 JP JP6803779A patent/JPS55159620A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55159620A (en) | 1980-12-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH05223899A (ja) | フォーマッタ回路 | |
| JPH1117526A (ja) | アップ/ダウン転換カウンター | |
| US4937845A (en) | Fast library element gray code generators without feedback and feedforward networks | |
| JPS6352494B2 (esLanguage) | ||
| US3992635A (en) | N scale counter | |
| Smith et al. | Analysis and synthesis of asynchronous sequential networks using edge-sensitive flip-flops | |
| JPS6353733B2 (esLanguage) | ||
| JPS6095651A (ja) | 記憶装置 | |
| JPS6179318A (ja) | フリツプフロツプ回路 | |
| JP3134449B2 (ja) | シリアル・パラレル変換回路 | |
| US4741005A (en) | Counter circuit having flip-flops for synchronizing carry signals between stages | |
| JP2643470B2 (ja) | 同期カウンタ | |
| JPS5822458A (ja) | 集積回路 | |
| JP2533946B2 (ja) | 集積回路 | |
| KR0153962B1 (ko) | 피드백 시프트 레지스터 | |
| JPS61247984A (ja) | テスト回路 | |
| TWI242705B (en) | State machine based phase-lock-loop for USB clock recovery | |
| JPH08237112A (ja) | 計数回路 | |
| Flip | Sequential Networks Using Edge | |
| JPS5936034Y2 (ja) | T型フリップフロップ回路 | |
| JP3337088B2 (ja) | 一時停止入力付きカウンタ回路 | |
| JPH01309509A (ja) | Jkフリップフロップ回路 | |
| JPS5829222A (ja) | バイナリ−カウンタ | |
| JPH05183427A (ja) | カウンタ回路 | |
| JPS6035850B2 (ja) | J−k フリップフロップ回路 |