JPS6353720B2 - - Google Patents

Info

Publication number
JPS6353720B2
JPS6353720B2 JP4637681A JP4637681A JPS6353720B2 JP S6353720 B2 JPS6353720 B2 JP S6353720B2 JP 4637681 A JP4637681 A JP 4637681A JP 4637681 A JP4637681 A JP 4637681A JP S6353720 B2 JPS6353720 B2 JP S6353720B2
Authority
JP
Japan
Prior art keywords
conductor
balls
green sheet
conductor balls
filling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP4637681A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57162392A (en
Inventor
Nobuo Kamehara
Mikio Nishihara
Akio Murase
Kishio Yokochi
Koichi Niwa
Kyohei Murakawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4637681A priority Critical patent/JPS57162392A/ja
Publication of JPS57162392A publication Critical patent/JPS57162392A/ja
Publication of JPS6353720B2 publication Critical patent/JPS6353720B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Laminated Bodies (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
JP4637681A 1981-03-31 1981-03-31 Method of producing ceramic multilayer circuit board Granted JPS57162392A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4637681A JPS57162392A (en) 1981-03-31 1981-03-31 Method of producing ceramic multilayer circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4637681A JPS57162392A (en) 1981-03-31 1981-03-31 Method of producing ceramic multilayer circuit board

Publications (2)

Publication Number Publication Date
JPS57162392A JPS57162392A (en) 1982-10-06
JPS6353720B2 true JPS6353720B2 (enrdf_load_stackoverflow) 1988-10-25

Family

ID=12745423

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4637681A Granted JPS57162392A (en) 1981-03-31 1981-03-31 Method of producing ceramic multilayer circuit board

Country Status (1)

Country Link
JP (1) JPS57162392A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0664841U (ja) * 1993-02-19 1994-09-13 株式会社名機製作所 射出成形機

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0664841U (ja) * 1993-02-19 1994-09-13 株式会社名機製作所 射出成形機

Also Published As

Publication number Publication date
JPS57162392A (en) 1982-10-06

Similar Documents

Publication Publication Date Title
KR840001994A (ko) 세라믹 다층 배선판의 제조방법
US5292624A (en) Method for forming a metallurgical interconnection layer package for a multilayer ceramic substrate
JPS6353720B2 (enrdf_load_stackoverflow)
US6846375B2 (en) Method of manufacturing multilayer ceramic wiring board and conductive paste for use
JP2005166764A (ja) 多層プリント配線板および多層プリント配線板の製造方法
JP2002176232A (ja) アライメントマーク
JP2004335726A (ja) キャビティ付き多層プリント配線板の製造方法
JPS60117796A (ja) 多層配線基板及びその製造方法
JPH02301187A (ja) 両面配線基板の製造方法
JP5516608B2 (ja) セラミック積層基板の製造方法
JP2002344140A (ja) 積層型セラミック電子部品の製造方法
JPH09283654A (ja) ガラスセラミック基板とその製造方法
JP2569716B2 (ja) 多層厚膜ｉｃ基板の製造法
JP2001339160A (ja) セラミック多層配線基板の製造方法
JP3289430B2 (ja) セラミック多層基板及びその製造方法
JPS5814626Y2 (ja) 多層プリント板
JP4529614B2 (ja) プリント配線板の製造方法
JPH0438159B2 (enrdf_load_stackoverflow)
JP2005340728A (ja) 積層セラミック電子部品、回路基板等、および当該部品、基板等の製造に供せられる電極等を内蔵するセラミックグリーンシートの製造方法
JPS5843917B2 (ja) バイアホ−ルの形成方法
JPS62144394A (ja) バイアホ−ルの形成法
JPS6289344A (ja) 多層配線基板の製造方法
JPH0144037B2 (enrdf_load_stackoverflow)
JPS5864093A (ja) 多層配線基板
JPS63291498A (ja) 多層配線回路板の製造方法